A Floating-Body Cell Fully Compatible With 90-nm CMOS Technology Node for a 128-Mb SOI DRAM and Its Scalability

A 128-Mb silicon-on-insulator dynamic random access memory with floating-body cell (FBC) has been successfully developed for the first time. Two technologies have been newly implemented, namely: 1) the optimized well structure and 2) Cu wiring. The well design has been optimized both for the array device and the peripheral circuit in order to realize full functionality and good retention characteristics. Cu wiring has been used for the bit line and the source line, which increases the signal of the worst bit in the array and also realizes full compatibility with the standard CMOS process. Scalability of FBC down to 45-nm CMOS technology node has been investigated by a device simulation. The signal and the maximum electric field can be maintained constant with the reduction of the device dimensions and the operation voltage

[1]  Takashi Ohsawa,et al.  A 333MHz random cycle DRAM using the floating body cell , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[2]  Hiroaki Yamada,et al.  FBC (Floating Body Cell) for embedded DRAM on SOI , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[3]  Hatsuda Kosuke,et al.  A 333MHz Random Cycle DRAM Using the Floating Body Cell , 2005 .

[4]  Akihiro Nitayama,et al.  Fully-depleted FBC (floating body cell) with enlarged signal window and excellent logic process compatibility , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[5]  Atsushi Sakamoto,et al.  A 128Mb Floating Body RAM(FBRAM) on SOI with Multi-Averaging Scheme of Dummy Cell , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[6]  Atsushi Sakamoto,et al.  A floating body cell (FBC) fully compatible with 90nm CMOS technology(CMOS IV) for 128Mb SOI DRAM , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[7]  T. Ohsawa,et al.  Memory design using one-transistor gain cell on SOI , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[8]  Akihiro Nitayama,et al.  Operation voltage dependence of memory cell characteristics in fully depleted floating-body cell , 2005, IEEE Transactions on Electron Devices.

[9]  T. Hamamoto,et al.  On the retention time distribution of dynamic random access memory (DRAM) , 1998 .

[10]  T. Noguchi,et al.  65 nm CMOS technology (CMOS5) with high density embedded memories for broadband microprocessor applications , 2002, Digest. International Electron Devices Meeting,.

[11]  T. Skotnicki,et al.  A capacitor-less DRAM cell on 75nm gate length, 16nm thin fully depleted SOI device for high density embedded memories , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[12]  Shigeyoshi Watanabe,et al.  Floating Body Cell , 2005 .

[13]  R. Ranica,et al.  A one transistor cell on bulk substrate (1T-Bulk) for low-cost and high density eDRAM , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[14]  Chenming Hu,et al.  A capacitorless double-gate DRAM cell design for high density applications , 2002, Digest. International Electron Devices Meeting,.

[15]  Jean-Michel Sallese,et al.  A SOI capacitor-less 1T-DRAM concept , 2001, 2001 IEEE International SOI Conference. Proceedings (Cat. No.01CH37207).

[16]  T. Yoshitomi,et al.  A high performance 100 nm generation SOC technology (CMOS IV) for high density embedded memory and mixed signal LSIs , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[17]  T. Tanaka,et al.  A design of a capacitorless 1T-DRAM cell using gate-induced drain leakage (GIDL) current for low-power and high-speed embedded memory , 2003, IEEE International Electron Devices Meeting 2003.

[18]  Akihiro Nitayama,et al.  Highly scalable FBC (Floating Body Cell) with 25nm BOX structure for embedded DRAM applications , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[19]  K. Yahashi,et al.  High performance CMOSFET technology for 45nm generation and scalability of stress-induced mobility enhancement technique , 2006, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..