The impact of substrate resistivity on ESD protection devices

The substrate resistivity has a serious impact on the behaviour of ESD protection devices. TLP characterisation and failure analysis show that different failure mechanisms occur, depending on the substrate resistivity. The mechanisms leading to these phenomena are explained and the consequences for porting IO designs to other substrate types are discussed.

[1]  Ming-Jer Chen,et al.  Extraction of eleven model parameters for consistent reproduction of lateral bipolar snapback high-current I-V characteristics in NMOS devices , 2001 .

[2]  R.M.D.A. Velghe,et al.  Diode network used as ESD protection in RF applications , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.

[3]  Sheng-Lyang Jang,et al.  Silicon controlled recitfiers type electrostatic discharge protection circuits with variable holding voltage , 2001 .

[4]  R.M.D.A. Velghe,et al.  The application of Transmission Line Pulse testing for the ESD analysis of integrated circuits , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.

[5]  G. Notermans,et al.  Pitfalls when correlating TLP, HBM and MM testing , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[6]  G. Groeseneken,et al.  Contributions to standardization of Transmission Line Pulse testing methodology , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.

[7]  Kaustav Banerjee,et al.  Process and layout dependent substrate resistance modeling for deep sub-micron ESD protection devices , 2000, 2000 IEEE International Reliability Physics Symposium Proceedings. 38th Annual (Cat. No.00CH37059).

[8]  T. Suzuki,et al.  ESD and latch-up characteristics of semiconductor device with thin epitaxial substrate , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[9]  Guido Notermans,et al.  Using an SCR as ESD protection without latch-up danger , 1997 .