Low-Power Fully Integrated CMOS DTV Tuner Front-End for ATSC Terrestrial Broadcasting

A low-cost low-power DTV tuner for current digital television application is described. In order to increase integration level and reduce power consumption for off-air DTV tuner application, an SAW-filterless tuner front-end architecture is adopted. As a part of the concept, key building blocks for this architecture are implemented on a main stream 0.35 μm CMOS technology. Experimental measurements for the prototype chip validate the system architecture; the prototype consumes 300 mw and achieves 45 dB of image rejection ratio within the entire 750 MHz frequency band.

[1]  Michiel Steyaert,et al.  A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology , 1995, IEEE J. Solid State Circuits.

[2]  M. Dawkins,et al.  A single-chip tuner for DVB-T , 2003, IEEE J. Solid State Circuits.

[3]  M. Steyaert,et al.  A 2-V CMOS cellular transceiver front-end , 2000, IEEE Journal of Solid-State Circuits.

[4]  N. Scheinberg,et al.  A GaAs up converter integrated circuit for a double conversion cable TV "set-top" tuner , 1994 .

[5]  J. Caldwell,et al.  A CMOS broadband tuner IC , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[6]  Chuan Yi Tang,et al.  A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..

[7]  M. Koutani,et al.  A digital terrestrial television (ISDB-T) tuner for mobile applications , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[8]  M. Notten,et al.  A 48-860MHz digital cable tuner IC with integrated RF and IF selectivity , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[9]  I. Mehr,et al.  A dual-conversion tuner for multi-standard terrestrial and cable reception , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[10]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[11]  Fujiang Lin,et al.  Novel active differential phase splitters in RFIC for wireless applications , 1998, RFIC 1998.

[12]  Edgar Sanchez-Sinencio,et al.  A 2.7-V 1.8-GHz fourth-order tunable LC bandpass filter based on emulation of magnetically coupled resonators , 2003, IEEE J. Solid State Circuits.

[13]  Hiroki Morikawa,et al.  FOR ATSC DIGITAL TELEVISION STANDARD , 1998 .

[14]  Michiel Steyaert,et al.  A 1.5 GHz highly linear CMOS downconversion mixer , 1995, IEEE J. Solid State Circuits.

[15]  Behzad Razavi,et al.  A 2-GHz CMOS image-reject receiver with LMS calibration , 2003, IEEE J. Solid State Circuits.

[16]  Asad A. Abidi,et al.  CMOS mixers and polyphase filters for large image rejection , 2001, IEEE J. Solid State Circuits.

[17]  Chung-Yu Wu,et al.  The design of wideband and low-power CMOS active polyphase filter and its application in RF double-quadrature receivers , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.