An automated approach for locating multiple faulty LUTs in an FPGA

Abstract This paper presents a new approach for locating any multiple faulty look-up tables (LUTs) in a field programmable gate array (FPGA). This is a high resolution approach, in which the position of each of the multiple faulty LUTs is precisely determined without any fault masking. To identify the fault location, a new technique is used by correlating the position of each of the LUT to a particular select signal of a dedicated wide input multiplexer along with a control logic. This off-line built in self test (BIST) method can be invoked automatically whenever the testing is required to be carried out. The total testing time of the LUTs under test for different configurations have been reduced to a greater extend as the reconfiguration is performed at the physical circuit description level rather than at the high level abstract. It is shown that average reconfiguration duration is approximately 30 s for Spartan series FPGAs. Also, it is shown that the total testing time required to test 9312 LUTs exhaustively per configuration is 2 min and 4 s. Thus, it is possible to exhaustively test LUTs with multiple configurations in a shorter span of time. Moreover, this approach uses minimal IOBs and provides 100% logic fault coverage. This approach is tested on Xilinx Spartan family FPGAs, and results are provided.

[1]  Armin Alaghi,et al.  An optimized BIST architecture for FPGA look-up table testing , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[2]  Fabrizio Lombardi,et al.  Testing configurable LUT-based FPGA's , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Ping Chen,et al.  Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!) , 1996, Proceedings of 14th VLSI Test Symposium.

[4]  Charles E. Stroud,et al.  BIST-based diagnostics of FPGA logic blocks , 1997, Proceedings International Test Conference 1997.

[5]  Shyue-Kung Lu,et al.  Testing Configurable LUT-Based FPGAs , 2000, J. Inf. Sci. Eng..

[6]  Fabrizio Lombardi,et al.  An Approach for Detecting Multiple Faulty FPGA Logic Blocks , 2000, IEEE Trans. Computers.

[7]  Charles E. Stroud,et al.  DIST-based detection and diagnosis of multiple faults in FPGAs , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[8]  Charles E. Stroud,et al.  BIST-based test and diagnosis of FPGA logic blocks , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Z. Navabi,et al.  An Optimum ORA BIST for Multiple Fault FPGA Look-Up Table Testing , 2006, 2006 15th Asian Test Symposium.

[10]  Yervant Zorian,et al.  Different experiments in test generation for XILINX FPGAs , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[11]  Zainalabedin Navabi,et al.  A BIST architecture for FPGA look up table testing reduces reconfigurations , 2003, 2003 Test Symposium.

[12]  Edward J. McCluskey,et al.  Design for Autonomous Test , 1981, IEEE Transactions on Computers.

[13]  Hideo Ito,et al.  Testing the logic cells and interconnect resources for FPGAs , 1999, Proceedings Eighth Asian Test Symposium (ATS'99).

[14]  Mehdi Baradaran Tahoori,et al.  A multi-configuration strategy for an application dependent testing of FPGAs , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..