HCI vs. BTI? - Neither one's out
暂无分享,去创建一个
H. Reisinger | W. Kanert | K. Hofmann | W. Gustin | C. Schlunder | S. Aresu | G. Georgakos
[1] Chenming Hu,et al. Hot-electron-induced MOSFET degradation—Model, monitor, and improvement , 1985, IEEE Transactions on Electron Devices.
[2] Karl Goser,et al. Trapping mechanisms in negative bias temperature stressed p-MOSFETs , 1999 .
[3] M. Denais,et al. NBTI degradation: From physical mechanisms to modelling , 2006, Microelectron. Reliab..
[4] Ulf Schlichtmann,et al. Aging analysis of circuit timing considering NBTI and HCI , 2009, 2009 15th IEEE International On-Line Testing Symposium.
[5] M. Nelhiebel,et al. Unambiguous identification of the NBTI recovery mechanism using ultra-fast temperature changes , 2009, 2009 IEEE International Reliability Physics Symposium.
[6] T. Grasser,et al. The time dependent defect spectroscopy (TDDS) for the characterization of the bias temperature instability , 2010, 2010 IEEE International Reliability Physics Symposium.
[7] C. Schlunder,et al. Evaluation of MOSFET Reliability in Analog Applications , 2001, 31st European Solid-State Device Research Conference.
[8] H. Reisinger,et al. Analysis of NBTI Degradation- and Recovery-Behavior Based on Ultra Fast VT-Measurements , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.
[9] G. Groeseneken,et al. Hot-carrier degradation phenomena in lateral and vertical DMOS transistors , 2004, IEEE Transactions on Electron Devices.
[10] L. Selmi,et al. Bias and temperature dependence of homogeneous hot-electron injection from silicon into silicon dioxide at low voltages , 1997 .
[11] I. Eisele,et al. Electron-electron interaction signature peak in the substrate current versus gate voltage characteristics of n-channel silicon MOSFETs , 2002 .
[12] H. Reisinger,et al. Hot-carrier and recovery effect on p-channel lateral DMOS , 2011, 2011 IEEE International Integrated Reliability Workshop Final Report.
[13] N. Mielke,et al. Universal recovery behavior of negative bias temperature instability [PMOSFETs] , 2003, IEEE International Electron Devices Meeting 2003.
[14] E. Takeda,et al. An empirical model for device degradation due to hot-carrier injection , 1983, IEEE Electron Device Letters.
[15] Chenming Hu,et al. Hot-Electron-Induced MOSFET Degradation - Model, Monitor, and Improvement , 1985, IEEE Journal of Solid-State Circuits.
[16] T. Grasser,et al. Time-dependent defect spectroscopy for characterization of border traps in metal-oxide-semiconductor transistors , 2010 .
[17] G. Bersuker,et al. Experimental Evidence of the Fast and Slow Charge Trapping/Detrapping Processes in High- k Dielectrics Subjected to PBTI Stress , 2008, IEEE Electron Device Letters.
[18] Karl Goser,et al. Effects of inhomogeneous negative bias temperature stress on p-channel MOSFETs of analog and RF circuits , 2005, Microelectron. Reliab..
[19] Hans Reisinger,et al. On the PBTI degradation of pMOSFETs and its impact on IC lifetime , 2011, 2011 IEEE International Integrated Reliability Workshop Final Report.
[20] Q. Wang,et al. A model for the time- and bias-dependence of p-MOSFET degradation , 1994 .
[21] S.E. Rauch,et al. High-$V_{\rm GS}$ PFET DC Hot-Carrier Mechanism and Its Relation to AC Degradation , 2010, IEEE Transactions on Device and Materials Reliability.
[22] John Keane,et al. An All-In-One Silicon Odometer for Separately Monitoring HCI, BTI, and TDDB , 2010, IEEE Journal of Solid-State Circuits.
[23] S. Natarajan,et al. Impact of negative bias temperature instability on digital circuit reliability , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).
[24] Ogawa,et al. Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-SiO2 interface. , 1995, Physical review. B, Condensed matter.
[25] P. Moens,et al. Characterization of Total Safe Operating Area of Lateral DMOS Transistors , 2006, IEEE Transactions on Device and Materials Reliability.
[26] C. Pacha,et al. Highly accurate product-level aging monitoring in 40nm CMOS , 2010, 2010 Symposium on VLSI Technology.
[27] Wei Wang,et al. On-Chip Aging Sensor Circuits for Reliable Nanometer MOSFET Digital Circuits , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.
[28] Shigeo Ogawa,et al. Interface‐trap generation at ultrathin SiO2 (4–6 nm)‐Si interfaces during negative‐bias temperature aging , 1995 .
[29] T. Grasser,et al. The statistical analysis of individual defects constituting NBTI and its implications for modeling DC- and AC-stress , 2010, 2010 IEEE International Reliability Physics Symposium.
[30] Vincent Huard,et al. General framework about defect creation at the Si∕SiO2 interface , 2009 .