Phase frequency detectors for fast frequency acquisition in zero-dead-zone CPPLLs for mobile communication systems
暂无分享,去创建一个
This paper introduces a new-type phase-frequency-detector (PFD) for charge pump phase-locked-loops (CPPLLs). As the PFD is configured to separate the reset part and the delay part independently, the input signal edge data, which arrive during an added delay to remove dead-zone, are not lost and do not output the wrong information, resulting in faster locking property. The experimental results of the proposed PFD show the reduced frequency acquisition time by about 30% compared with the conventional PFD in the case of 70MHz voltage-controlled-oscillator (VCO) frequency hopping for PCS mobile applications. The PFD is designed and simulated by SPECTRE and the prototype, together with a frequency synthesizer, has been fabricated in a 0.5/spl mu/m BiCMOS technology.
[1] B. Razavi. Monolithic phase-locked loops and clock recovery circuits : theory and design , 1996 .
[2] Woo-Young Choi,et al. Phase/frequency detectors for high-speed PLL applications , 1998 .
[3] Kun-Seok Lee,et al. A fractional–N frequency synthesizer with a 3–bit 4 th order Σ–Δ modulator , 2002 .
[4] C.-K.K. Yang,et al. Fast frequency acquisition phase-frequency detectors for Gsamples/s phase-locked loops , 2002, IEEE J. Solid State Circuits.