Tunable wideband SAW-less receiver front-end in 65 nm CMOS

A surface acoustic wave-less receiver front-end for GSM, TD-LTE and TD-SCDMA standards featuring a novel low noise amplifier (LNA) architecture and harmonic rejection technique is presented. The two-stage LNA uses capacitive feedback in the first stage for wideband input matching. It can operate from 500 MHz up to 2.5 GHz with an S11 below −15 dB. The harmonic rejection mixer structure operates using two- and four-phase local oscillator signals and is capable of achieving a high harmonic rejection over a wide channel bandwidth. The average harmonic rejection is above 60 dB measured over a 20 MHz LTE channel and above 70 dB over a GSM channel. The mixer structure contains digitally tunable resistor and capacitor banks for precise tuning, causing the peak harmonic rejection in the channel to exceed 80 dB. The precise tuning capability ensures good harmonic rejection in the presence of process mismatch and duty cycle mismatch. The 1-dB received signal compression point with a blocker present at 20/80 MHz offset for low-/high-band is 0 and +2 dBm, respectively. In-band IIP3, and IIP2 are −14.8 and >49 dBm, respectively, for low-band. For high-band they are −18.2 and >44 dBm. Implemented in 65 nm CMOS, the complete front-end consumes 80 mW of power.

[1]  Bang-Sup Song,et al.  A 48–860 MHz CMOS Low-IF Direct-Conversion DTV Tuner , 2008, IEEE Journal of Solid-State Circuits.

[2]  Behzad Razavi,et al.  Cognitive Radio Design Challenges and Techniques , 2010, IEEE Journal of Solid-State Circuits.

[3]  Hsiang-Hui Chang,et al.  A SAW-Less GSM/GPRS/EDGE Receiver Embedded in 65-nm SoC , 2011, IEEE Journal of Solid-State Circuits.

[4]  Eric A. M. Klumperink,et al.  A 400-to-900 MHz receiver with dual-domain harmonic rejection exploiting adaptive interference cancellation , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  Elias Dagher,et al.  Single-chip multiband WCDMA/HSDPA/HSUPA/EGPRS transceiver with diversity receiver and 3G DigRF interface without SAW filters in transmitter / 3G receiver paths , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[6]  Eric A. M. Klumperink,et al.  A software-defined radio receiver architecture robust to out-of-band interference , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[7]  Linus Maurer,et al.  Comparison of 24 GHz receiver front-ends using active and passive mixers in CMOS , 2009, IET Circuits Devices Syst..

[8]  Eric A. M. Klumperink,et al.  A Discrete-Time Mixing Receiver Architecture with Wideband Harmonic Rejection , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[9]  Minjae Lee,et al.  An 800-MHz–6-GHz Software-Defined Wireless Receiver in 90-nm CMOS , 2006, IEEE Journal of Solid-State Circuits.

[10]  Ahmad Mirzaei,et al.  A 65 nm CMOS Quad-Band SAW-Less Receiver SoC for GSM/GPRS/EDGE , 2011, IEEE Journal of Solid-State Circuits.

[11]  Stefan Back Andersson,et al.  Wideband Reconfigurable Capacitive shunt-feedback LNA in 65nm CMOS , 2012, NORCHIP 2012.

[12]  Pietro Andreani,et al.  A 9-band WCDMA/EDGE transceiver supporting HSPA evolution , 2011, 2011 IEEE International Solid-State Circuits Conference.

[13]  N. A. Moseley,et al.  Digitally Enhanced Software-Defined Radio Receiver Robust to Out-of-Band Interference , 2009, IEEE Journal of Solid-State Circuits.

[14]  Stefan Back Andersson,et al.  Wideband SAW-Less Receiver Front-End With Harmonic Rejection Mixer in 65-nm CMOS , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.