The concept of time-average-frequency and mathematical analysis of flying-adder frequency synthesis architecture

Flying-adder frequency synthesis architecture is a novel technique of generating frequency on chip. Since its invention, it has been utilized in many commercial products to cope with various difficult challenges. During the evolution of this architecture, the issues related to circuit- and system-level implementation have been studied in prior publications. However, rigorous mathematical treatment on this architecture has not been established. In this paper, we attempt to explore and understand the signal characteristics and frequency domain behavior of this architecture through mathematical analysis. In the meantime, the underlying concept associated with this architecture, time-average-frequency, is formally introduced.

[1]  J. Meiners,et al.  A novel all-digital PLL with software adaptive filter , 2004, IEEE Journal of Solid-State Circuits.

[2]  Liming Xiu.  A “Flying-Adder” On-Chip Frequency Generator for Complex SoC Environment , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Yanping Ding,et al.  A 50-GHz Phase-Locked Loop in 0.13-$\mu$ m CMOS , 2007, IEEE Journal of Solid-State Circuits.

[4]  Liming Xiu.  A Flying-Adder PLL technique enabling novel approaches for video/graphic applications , 2008, IEEE Transactions on Consumer Electronics.

[5]  Edgar Sanchez-Sinencio,et al.  A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacitance multiplier , 2003, IEEE J. Solid State Circuits.

[6]  Beomsup Kim,et al.  A low-noise fast-lock phase-locked loop with adaptive bandwidth control , 2000, IEEE Journal of Solid-State Circuits.

[7]  Liming Xiu,et al.  A new frequency synthesis method based on "flying-adder" architecture , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[8]  Jonghoon J. Kim,et al.  Dithered timing spread spectrum clock generation for reduction of electromagnetic radiated emission from high-speed digital system , 2002, 2002 IEEE International Symposium on Electromagnetic Compatibility.

[9]  Carlo Samori,et al.  A DDS-based PLL for 2.4-GHz frequency synthesis , 2003 .

[10]  Liming Xiu.  A Novel DCXO Module for Clock Synchronization in MPEG2 Transport System , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Joonbae Park,et al.  Comparison frequency doubling and charge pump matching techniques for dual-band /spl Delta//spl Sigma/ fractional-N frequency synthesizer , 2005, IEEE Journal of Solid-State Circuits.

[12]  Liming Xiu,et al.  A "flying-adder" architecture of frequency and phase synthesis with scalability , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[13]  V. von Kaenel,et al.  A 4-GHz clock system for a high-performance system-on-a-chip design , 2001 .

[14]  Liming Xiu,et al.  A "Flying-Adder" frequency synthesis architecture of reducing VCO stages , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Simon Damphousse,et al.  All Digital Spread Spectrum Clock Generator for EMI Reduction , 2006, IEEE Journal of Solid-State Circuits.

[16]  Kyoungho Woo,et al.  Fast-Lock Hybrid PLL Combining Fractional- $N$ and Integer-$N$ Modes of Differing Bandwidths , 2008, IEEE Journal of Solid-State Circuits.

[17]  Jaeha Kim,et al.  Self-biased, high-bandwidth, low-jitter 1-to-4096 multiplier clock-generator PLL , 2003 .

[18]  V. Boccuzzi,et al.  A 3.5-GHz PLL for fast low-IF/zero-IF LO switching in an 802.11 transceiver , 2005, IEEE Journal of Solid-State Circuits.

[19]  Shen-Iuan Liu,et al.  A spread-spectrum clock generator with triangular modulation , 2003 .

[20]  Sheng Ye,et al.  A multiple-crystal interface PLL with VCO realignment to reduce phase noise , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[21]  Liming Xiu,et al.  An architecture of high-performance frequency and phase synthesis , 2000, IEEE Journal of Solid-State Circuits.

[22]  Bang-Sup Song,et al.  A 1.1 GHz CMOS fractional-N frequency synthesizer with a 3b 3rd-order ΔΣ modulator , 2000 .

[23]  T. Riley,et al.  Delta-sigma modulation in fractional-N frequency synthesis , 1993 .

[24]  Michael H. Perrott,et al.  A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation , 1997, IEEE J. Solid State Circuits.

[25]  D. Puar,et al.  Dual-loop spread-spectrum clock generator , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[26]  B.-S. Song,et al.  A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order /spl Delta//spl Sigma/ modulator , 2000, IEEE Journal of Solid-State Circuits.

[27]  Izzet Kale,et al.  Rigorous analysis of delta-sigma modulators for fractional-N PLL frequency synthesis , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[28]  F. Lin,et al.  Reduction of power supply EMI emission by switching frequency modulation , 1993, Proceedings of IEEE Power Electronics Specialist Conference - PESC '93.