A novel mapping algorithm for three-dimensional network on chip based on quantum-behaved particle swarm optimization

Mapping of three-dimensional network on chip is a key problem in the research of three-dimensional network on chip. The quality of the mapping algorithm used directly affects the communication efficiency between IP cores and plays an important role in the optimization of power consumption and throughput of the whole chip. In this paper, basic concepts and related work of three-dimensional network on chip are introduced. Quantum-behaved particle swarm optimization algorithm is applied to the mapping problem of three-dimensional network on chip for the first time. Simulation results show that the mapping algorithm based on quantum-behaved particle swarm algorithm has faster convergence speed with much better optimization performance compared with the mapping algorithm based on particle swarm algorithm. It also can effectively reduce the power consumption of mapping of three-dimensional network on chip.

[1]  Riccardo Poli,et al.  Particle swarm optimization , 1995, Swarm Intelligence.

[2]  Frans van den Bergh,et al.  An analysis of particle swarm optimizers , 2002 .

[3]  S. Mukhopadhyay,et al.  Fast and Accurate Analytical Modeling of Through-Silicon-Via Capacitive Coupling , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[4]  William J. Dally,et al.  Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.

[5]  Ulf Grenander,et al.  A stochastic nonlinear model for coordinated bird flocks , 1990 .

[6]  An-Yeu Wu,et al.  Traffic-thermal mutual-coupling co-simulation platform for three-dimensional Network-on-Chip , 2010, Proceedings of 2010 International Symposium on VLSI Design, Automation and Test.

[7]  Hideharu Amano,et al.  Tightly-Coupled Multi-Layer Topologies for 3-D NoCs , 2007, 2007 International Conference on Parallel Processing (ICPP 2007).

[8]  Junho Lee,et al.  High-Frequency Scalable Electrical Model and Analysis of a Through Silicon Via (TSV) , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[9]  Santanu Chattopadhyay,et al.  A survey on application mapping strategies for Network-on-Chip design , 2013, J. Syst. Archit..

[10]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[11]  Andrew B. Kahng.  The ITRS design technology and system drivers roadmap: Process and status , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[12]  Cheng Lin,et al.  Collaborative Optimization Study of Topography Optimization and Size Optimization Basing on Quantum-behaved Particle Swarm Algorithm , 2018 .

[13]  Liu Yi-jun.  Improved particle swarm optimization algorithm based mapping algorithm for 3D-Mesh CMP , 2013 .

[14]  Xiaowei Li,et al.  Thermal-Constrained Task Allocation for Interconnect Energy Reduction in 3-D Homogeneous MPSoCs , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Jiawen Wang,et al.  Latency-aware mapping for 3D NoC using rank-based multi-objective genetic algorithm , 2011, 2011 9th IEEE International Conference on ASIC.

[16]  Masoud Daneshtalab,et al.  Routing Algorithms in Networks-on-Chip , 2013 .

[17]  Gang Liu,et al.  Thermal-aware test scheduling for NOC-based 3D integrated circuits , 2013, 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC).

[18]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[19]  Teofilo F. Gonzalez,et al.  P-Complete Approximation Problems , 1976, J. ACM.

[20]  Hannu Tenhunen,et al.  Design and management of high-performance, reliable and thermal-aware 3D networks-on-chip , 2012, IET Circuits Devices Syst..

[21]  Jun Sun,et al.  ANALYSIS OF MUTATION OPERATORS ON QUANTUM-BEHAVED PARTICLE SWARM OPTIMIZATION ALGORITHM , 2009 .

[22]  Shaahin Hessabi,et al.  Temperature control in three-network on chips using task migration , 2013, IET Comput. Digit. Tech..

[23]  Wayne H. Wolf,et al.  TGFF: task graphs for free , 1998, Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98).

[24]  Pierre G. Paulin,et al.  System-on-chip beyond the nanometer wall , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).