Determining the Impact of Within-Die Variation on Circuit Timing

This paper aims to develop a method to determine the impact of within-die variation in transistors on circuit timing, separately from die-to-die variation. To do this, we find a set of corners that detect all critical paths due to within-die variation. Hence, a finite number of simulations is used to explore the impact within-die variation.

[1]  Sarvesh Bhardwaj,et al.  A Unified Approach for Full Chip Statistical Timing and Leakage Analysis of Nanoscale Circuits Considering Intradie Process Variations , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Yu Hen Hu,et al.  Correlation-preserved non-Gaussian statistical timing analysis with quadratic timing model , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[3]  J. Plusquellic,et al.  A test structure for characterizing local device mismatches , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[4]  Lawrence T. Pileggi,et al.  Defining Statistical Timing Sensitivity for Logic Circuits With Large-Scale Process and Environmental Variations , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Chenming Hu,et al.  Characterization of spatial intrafield gate CD variability, its impact on circuit performance, and spatial mask-level correction , 2004, IEEE Transactions on Semiconductor Manufacturing.

[6]  B. Cline,et al.  Analysis and modeling of CD variation for statistical static timing , 2006, ICCAD '06.

[7]  Kurt Keutzer,et al.  Impact of spatial intrachip gate length variability on theperformance of high-speed digital circuits , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  K. Agarwal,et al.  Fast Characterization of Threshold Voltage Fluctuation in MOS Devices , 2008, IEEE Transactions on Semiconductor Manufacturing.

[9]  Sachin S. Sapatnekar,et al.  A Scalable Statistical Static Timing Analyzer Incorporating Correlated Non-Gaussian and Gaussian Parameter Variations , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  David Blaauw,et al.  Statistical timing analysis using bounds and selective enumeration , 2003, TAU '02.

[11]  Fook-Luen Heng,et al.  Toward a systematic-variation aware timing methodology , 2004, Proceedings. 41st Design Automation Conference, 2004..

[12]  A. Chandrakasan,et al.  Lack of Spatial Correlation in MOSFET Threshold Voltage Variation and Implications for Voltage Scaling , 2009, IEEE Transactions on Semiconductor Manufacturing.

[13]  J. Edward Jackson,et al.  A User's Guide to Principal Components. , 1991 .

[14]  S. Ohkawa,et al.  Analysis and characterization of device variations in an LSI chip using an integrated device matrix array , 2004 .

[15]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .

[16]  H. Masuda,et al.  Development of a large-scale TEG for evaluation and analysis of yield and variation , 2004, IEEE Transactions on Semiconductor Manufacturing.

[17]  Sachin S. Sapatnekar,et al.  Statistical timing analysis under spatial correlations , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[19]  Wojciech Maly,et al.  Analysis of the impact of proximity correction algorithms on circuit performance , 1999 .

[20]  Hee-Gook Lee,et al.  A simple and accurate method to measure the threshold voltage of an enhancement-mode MOSFET , 1982, IEEE Transactions on Electron Devices.

[21]  James D. Meindl,et al.  Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration , 2002, IEEE J. Solid State Circuits.

[22]  R.W. Brodersen,et al.  Methods for true energy-performance optimization , 2004, IEEE Journal of Solid-State Circuits.

[23]  Narain D. Arora,et al.  MOSFET Modeling for VLSI Simulation - Theory and Practice , 2006, International Series on Advances in Solid State Electronics and Technology.

[24]  Ankur Srivastava,et al.  A general framework for accurate statistical timing analysis considering correlations , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[25]  Linda S. Milor,et al.  Impact on circuit performance of deterministic within-die variation in nanoscale semiconductor manufacturing , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[26]  David Blaauw,et al.  Statistical Timing Analysis: From Basic Principles to State of the Art , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.