Blind Calibration Algorithm for Nonlinearity Correction Based on Selective Sampling

This paper proposes a blind calibration algorithm for suppressing nonlinearity in analog-to-digital converters (ADCs). The proposed algorithm does not need any external calibration signal and is first of its kind. The proposed algorithm relies on the properties of downsampling and orthogonality of sinusoidal signals to estimate the nonlinearity coefficients present in the system and can be operated to remove even and odd order nonlinearities simultaneously. The working of the algorithm is demonstrated on a first-order ring oscillator based ΔΣ ADC, whose performance is limited due to the nonlinearity present in its system. Built in 0.13 μm CMOS, the algorithm improves the SNDR of the ADC by 39 dB, while improving SFDR by 45 dB.

[1]  Michael H. Perrott,et al.  A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time � ADC With VCO-Based Integrator and Quantizer Implemented in 0 . 13 � m CMOS , 2009 .

[2]  T. Hughes,et al.  Signals and systems , 2006, Genome Biology.

[3]  Un-Ku Moon,et al.  Blind background calibration of harmonic distortion based on selective sampling , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[4]  Bang-Sup Song,et al.  A 15 b 5 MSample/s low-spurious CMOS ADC , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[5]  Ian Galton,et al.  A 130 mW 100 MS/s Pipelined ADC With 69 dB SNDR Enabled by Digital Harmonic Distortion Correction , 2009, IEEE Journal of Solid-State Circuits.

[6]  Ian Galton,et al.  A reconfigurable mostly-digital ΔΣ ADC with a worst-case FOM of 160dB , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[7]  Boris Murmann,et al.  A continuous-time, jitter insensitive ΣΔ modulator using a digitally linearized Gm-C integrator with embedded SC feedback DAC , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[8]  Borivoje Nikolic,et al.  Least mean square adaptive digital background calibration of pipelined analog-to-digital converters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  J. Doernberg,et al.  A 12 b 128 MSample/s ADC with 0.05 LSB DNL , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[10]  M.Z. Straayer,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time $\Sigma\Delta$ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, IEEE Journal of Solid-State Circuits.

[11]  Michael H. Perrott,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time ΣΔ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, VLSIC 2008.

[12]  Amr Elshazly,et al.  A 16mW 78dB-SNDR 10MHz-BW CT-ΔΣ ADC using residue-cancelling VCO-based quantizer , 2012, 2012 IEEE International Solid-State Circuits Conference.

[13]  P.J. Hurst,et al.  A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibration , 2004, IEEE Journal of Solid-State Circuits.

[14]  B. Murmann,et al.  A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[15]  Ian Galton,et al.  A Reconfigurable Mostly-Digital Delta-Sigma ADC With a Worst-Case FOM of 160 dB , 2013, IEEE Journal of Solid-State Circuits.

[16]  Ian Galton,et al.  A Mostly-Digital Variable-Rate Continuous-Time Delta-Sigma Modulator ADC , 2010, IEEE Journal of Solid-State Circuits.

[17]  Matthew Z. Straayer,et al.  Noise shaping techniques for analog and time to digital converters using voltage controlled oscillators , 2008 .

[18]  P.J. Hurst,et al.  A 12-bit 80-MSample/s pipelined ADC with bootstrapped digital calibration , 2004, IEEE Journal of Solid-State Circuits.

[19]  Amr Elshazly,et al.  A 16-mW 78-dB SNDR 10-MHz BW CT $\Delta \Sigma$ ADC Using Residue-Cancelling VCO-Based Quantizer , 2012, IEEE Journal of Solid-State Circuits.

[20]  M.H. Perrott,et al.  A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time $\Delta\Sigma$ ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 $\mu$m CMOS , 2009, IEEE Journal of Solid-State Circuits.

[21]  Takashi Morie,et al.  The architecture of delta sigma analog-to-digital converters using a voltage-controlled oscillator as a multibit quantizer , 1999 .

[22]  I. Galton,et al.  A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC , 2004, IEEE Journal of Solid-State Circuits.

[23]  Behzad Razavi,et al.  A 12-Bit 200-MHz CMOS ADC , 2009, IEEE Journal of Solid-State Circuits.

[24]  V.G. Oklobdzija,et al.  Improved sense-amplifier-based flip-flop: design and measurements , 2000, IEEE Journal of Solid-State Circuits.

[25]  Un-Ku Moon,et al.  An Over-60 dB True Rail-to-Rail Performance Using Correlated Level Shifting and an Opamp With Only 30 dB Loop Gain , 2008, IEEE Journal of Solid-State Circuits.

[26]  Un-Ku Moon,et al.  A 10b Ternary SAR ADC with decision time quantization based redundancy , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[27]  Stephen H. Lewis,et al.  A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers , 1997, IEEE J. Solid State Circuits.