A dual-element VNA electronic calibration in CMOS

This paper presents a dual-element direct on-wafer VNA calibration algorithm using calibration standards fabricated in 65-nm CMOS technology. To solve for the seven unknowns in the two-port error models, the proposed algorithm utilizes a thru and a n structure where the later consists of three NMOS transistors whose impedances can be modulated independently through the corresponding gate bias. The algorithm is validated against on-wafer TRL with experimental results from 1 to 67 GHz. By minimizing the number of probe landings and calibration standards using CMOS technology, the presented approach shows potential for more accurate measurements at nanoscale transistor structures.

[1]  Ali M. Niknejad,et al.  A single-element CMOS-based electronic de-embedding technique with TRL level of accuracy , 2015, 2015 IEEE MTT-S International Microwave Symposium.

[2]  Ali M. Niknejad,et al.  Impedance renormalization in CMOS-based single-element electronic de-embedding , 2015, 2015 85th Microwave Measurement Conference (ARFTG).

[3]  L. Hayden,et al.  An enhanced Line-Reflect-Reflect-Match calibration , 2006, 2006 67th ARFTG Conference.

[4]  Anthony Parker.  Modern RF and Microwave Measurement Techniques: Pulse and RF measurement , 2013 .

[5]  E. Dacquay,et al.  Calibration-Kit Design for Millimeter-Wave Silicon Integrated Circuits , 2013, IEEE Transactions on Microwave Theory and Techniques.