Design and analysis of multi-level n-to-2n decoders in CMOS technology

This paper presents designs and analysis of n-to-2n - lines decoders created using fast and efficient method. Thanks to especially designed building blocks a decoder of any size can be built in easy way. Layouts of all needed fundamental blocks were designed in UMC 180 CMOS technology, as standard cells. A few layouts of decoders were designed as one and multi-level structures and their parameters such as energy, time, and area were assessed. Power consumption were considered under extended model, which takes into account changes of input vectors, not only switching activity factor. Thanks to these analyses some interesting and important conclusions are derived.

[1]  José G. Delgado-Frias,et al.  High-Performance Low-Power Selective Precharge Schemes for Address Decoders , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  M Stojcev,et al.  Logic and Computer Design Fundamentals , 1998 .

[3]  Yuan Ren,et al.  Low power 6T-SRAM with tree address decoder using a new equalizer precharge scheme , 2012, 2012 IEEE International SOC Conference.

[4]  Ireneusz Brzozowski,et al.  Designing Method of Compact n-to-2n Decoders , 2013 .

[5]  A. Kos,et al.  Calculation methods of new circuit activity measure for low power modeling , 2008, 2008 International Conference on Signals and Electronic Systems.

[6]  Ireneusz Brzozowski,et al.  Universal design method of n-to-2n decoders , 2013, Proceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2013.

[7]  Ireneusz Brzozowski,et al.  A new approach to power estimation and reduction in CMOS digital circuits , 2008, Integr..

[8]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .