An all-CMOS architecture for a low-power frequency-hopped 900 MHz spread spectrum transceiver

An all-CMOS single chip architecture of a frequency-hopped spread spectrum (FH/SS) transceiver is presented. The transceiver implements complete modem functions spanning a tuned RF front-end to a digital binary frequency-shift keying (FSK) modulator/demodulator, all operating from a 3-V supply. This FH/SS transceiver is intended for use in a wide variety of indoor/outdoor portable wireless applications in the 902-928 MHz ISM band [1]. System features such as dual antenna/branch diversity, fast frequency hopping, and adaptive power control are incorporated into the transceiver architecture to achieve robust wireless digital data transmission over multipath fading channels. This paper describes the architectural features of the transceiver and surveys several of the key building blocks which have been completed to date.<<ETX>>

[1]  M. D. McDonald A 2.5 GHz BiCMOS image-reject front-end , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[2]  A. Rofougaran,et al.  A Highly Linear 1-GHz CMOS Downconversion Mixer , 1993, ESSCIRC '93: Nineteenth European Solid-State Circuits Conference.

[3]  Asad A. Abidi,et al.  A low-power CMOS digitally synthesized 0-13 MHz agile sinewave generator , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[4]  A. Abidi,et al.  Large suspended inductors on silicon and their use in a 2- mu m CMOS RF amplifier , 1993, IEEE Electron Device Letters.