Self-Calibrated Two-Point Delta–Sigma Modulation Technique for RF Transmitters
暂无分享,去创建一个
Sangwook Nam | Jaejun Lee | Kang-Yoon Lee | Hangue Park | S. Nam | Hangue Park | Sungho Lee | Sungho Lee | Jaejun Lee | Kangyoon Lee
[1] Rahul Magoon,et al. A 2.7-V 900-MHz/1.9-GHz dual-band transceiver IC for digital wireless communication , 1999 .
[2] Tzyy-Sheng Horng,et al. High-performance frequency-hopping transmitters using two-point delta-sigma modulation , 2004, IEEE Transactions on Microwave Theory and Techniques.
[3] F. Murden,et al. A polar modulator transmitter for GSM/EDGE , 2004, IEEE Journal of Solid-State Circuits.
[4] Tser-Yu Lin,et al. A 0.13 $\mu$ m CMOS Quad-Band GSM/GPRS/EDGE RF Transceiver Using a Low-Noise Fractional-N Frequency Synthesizer and Direct-Conversion Architecture , 2009, IEEE Journal of Solid-State Circuits.
[5] R.B. Staszewski,et al. Envelope and phase path recombination in ADPLL-based wideband polar transmitters , 2008, 2008 IEEE Dallas Circuits and Systems Workshop: System-on-Chip - Design, Applications, Integration, and Software.
[6] Ping-Ying Wang,et al. A direct digital frequency modulation PLL with all digital on-line self-calibration for quad-band GSM/GPRS transmitter , 2009, 2009 Symposium on VLSI Circuits.
[7] Stefan Heinen,et al. A low-IF RX two-point /spl Sigma//spl Delta/-modulation TX CMOS single-chip Bluetooth solution , 2001 .
[8] A. Molnar,et al. A single-chip quad-band (850/900/1800/1900 MHz) direct-conversion GSM/GPRS RF transceiver with integrated VCOs and fractional-N synthesizer , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[9] K. Muhammad,et al. All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.
[10] Hyung Ki Ahn,et al. VCO gain calibration technique for GSM/EDGE polar modulated transmitter , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.
[11] E. Hegazi,et al. A 17 mW transmitter and frequency synthesizer for 900 MHz GSM fully integrated in 0.35-/spl mu/m CMOS , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).
[12] Asad A. Abidi,et al. A 900 MHz dual conversion low-IF GSM receiver in 0.35 μm CMOS , 2001 .
[13] Rahul Sarpeshkar,et al. A low-power high-PSRR current-mode microphone preamplifier , 2003, IEEE J. Solid State Circuits.
[14] A. Abidi,et al. A 900 MHz dual conversion low-IF GSM receiver in 0.35 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[15] Bang-Sup Song,et al. A 1.8-GHz Spur-Cancelled Fractional-N Frequency Synthesizer With LMS-Based DAC Gain Calibration , 2006, IEEE Journal of Solid-State Circuits.
[16] T. Sowlati,et al. Quad-band GSM/GPRS/EDGE polar loop transmitter , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[17] Poras T. Balsara,et al. Just-in-time gain estimation of an RF digitally-controlled oscillator for digital direct frequency modulation , 2003 .
[18] Robert Bogdan Staszewski,et al. LMS-based calibration of an RF digitally controlled oscillator for mobile phones , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.
[19] Qiang Li,et al. A Fully Integrated Quad-Band GPRS/EDGE Radio in 0.13μm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[20] J.-M. Hsu. A 0.18-/spl mu/m CMOS offset-PLL upconversion modulation loop IC for DCS1800 transmitter , 2003 .