Delay fault models for VLSI circuits1
暂无分享,去创建一个
[1] Janak H. Patel,et al. Segment delay faults: a new fault model , 1996, Proceedings of 14th VLSI Test Symposium.
[2] Irith Pomeranz,et al. An efficient non-enumerative method to estimate path delay fault coverage , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.
[3] Irith Pomeranz,et al. On Synthesis-for-Testability of Combinational Logic Circuits , 1995, 32nd Design Automation Conference.
[4] Kwang-Ting Cheng,et al. Generation of High Quality Non-Robust Tests for Path Delay Faults , 1994, 31st Design Automation Conference.
[5] Melvin A. Breuer,et al. High quality robust tests for path delay faults , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).
[6] Bernd Becker,et al. On local transformations and path delay fault testability , 1995, J. Electron. Test..
[7] Sudhakar M. Reddy,et al. On the fault coverage of delay fault detecting tests , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..
[8] Irith Pomeranz,et al. A method for identifying robust dependent and functionally unsensitizable paths , 1997, Proceedings Tenth International Conference on VLSI Design.
[9] Spyros Tragoudas,et al. Improved nonenumerative path-delay fault-coverage estimation based on optimal polynomial-time algorithms , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Gopalakrishnan Vijayan,et al. Optimized test application timing for AC test , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[11] Michael D. Ciletti,et al. A variable observation time method for testing delay faults , 1991, DAC '90.
[12] Janusz Rajski,et al. A method to calculate necessary assignments in algorithmic test pattern generation , 1990, Proceedings. International Test Conference 1990.
[13] Sudhakar M. Reddy,et al. On the detection of delay faults , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.
[14] Irith Pomeranz,et al. On Testing Delay Faults In Macro-based Combinational Circuits , 1994, IEEE/ACM International Conference on Computer-Aided Design.
[15] Slawomir Pilarski,et al. Quality considerations in delay fault testing , 1995, Proceedings of EURO-DAC. European Design Automation Conference.
[16] Irith Pomeranz,et al. Design-for-Testability for Path Delay Faults in Large Combinational Circuits Using Test-Points , 1994, 31st Design Automation Conference.
[17] Slawomir Pilarski,et al. Non-Robust versus Robust , 1995 .
[18] Sudhakar M. Reddy,et al. Fast Identification of Robust Dependent Path Delay Faults , 1995, 32nd Design Automation Conference.
[19] John A. Waicukauski,et al. On computing the sizes of detected delay faults , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[20] Edward J. McCluskey,et al. Three-pattern tests for delay faults , 1994, Proceedings of IEEE VLSI Test Symposium.
[21] Sudhakar M. Reddy,et al. On the computation of the ranges of detected delay fault sizes , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[22] Irith Pomeranz,et al. A Generalized Test Generation Procedure for Path Delay Faults , 1998, FTCS.
[23] Melvin A. Breuer,et al. Digital systems testing and testable design , 1990 .
[24] S. Sahni,et al. On path selection in combinational logic circuits , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..
[25] Spyros Tragoudas,et al. A nonenumerative ATPG for functionally sensitizable path delay faults , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).
[26] Kwang-Ting Cheng,et al. Resynthesis of combinational circuits for path count reduction and for path delay fault testability , 1996, Proceedings ED&TC European Design and Test Conference.
[27] Irith Pomeranz,et al. Functional test generation for delay faults in combinational circuits , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[28] Rolf Drechsler,et al. Testability properties of local circuit transformations with respect to the robust path-delay-fault model , 1994, Proceedings of 7th International Conference on VLSI Design.
[29] M. Ray Mercer,et al. Delay Testing Quality in Timing-Optimized Designs , 1991, 1991, Proceedings. International Test Conference.
[30] Andrzej J. Strojwas,et al. Test vector generation for parametric path delay faults , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).
[31] Barry K. Rosen,et al. Comparison of AC Self-Testing Procedures , 1983, ITC.
[32] Michael H. Schulz,et al. Advanced automatic test pattern generation techniques for path delay faults , 1989, [1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.
[33] Premachandran R. Menon,et al. Synthesis of Delay-Verifiable Combinational Circuits , 1995, IEEE Trans. Computers.
[34] Irith Pomeranz,et al. On the Number of Tests to Detect All Path Delay Faults in Combinational Logic Circuits , 1996, IEEE Trans. Computers.
[35] Michael Yoeli,et al. Application of Ternary Algebra to the Study of Static Hazards , 1964, JACM.
[36] Eric Lindbloom,et al. Transition Fault Simulation , 1987, IEEE Design & Test of Computers.
[37] Janak H. Patel,et al. On double transition faults as a delay fault model , 1996, Proceedings of the Sixth Great Lakes Symposium on VLSI.
[38] Robert K. Brayton,et al. Delay Fault Coverage and Performance Tradeoffs , 1993, 30th ACM/IEEE Design Automation Conference.
[39] Gordon L. Smith,et al. Model for Delay Faults Based upon Paths , 1985, ITC.
[40] Irith Pomeranz,et al. NEST: A Non-Enumerative Test Generation Method for Path Delay Faults in Combinational Circuits , 1993, 30th ACM/IEEE Design Automation Conference.
[41] Sudhakar M. Reddy,et al. On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[42] Kwang-Ting Cheng,et al. Delay testing for non-robust untestable circuits , 1993, Proceedings of IEEE International Test Conference - (ITC).
[43] Andrzej J. Strojwas,et al. A diagnosability metric for parametric path delay faults , 1996, Proceedings of 14th VLSI Test Symposium.
[44] Sungho Kang,et al. Fastpath: a path-delay test generator for standard scan designs , 1994, Proceedings., International Test Conference.