Improving TID Radiation Robustness of a CMOS OxRAM-Based Neuron Circuit by Using Enclosed Layout Transistors

Aerospace applications are attractive candidates to embed artificial neural networks despite their excellent parallel processing capability and reduced energy consumption. Nonetheless, the long-term exposure to incidence levels of ionizing radiation may degrade their physical components reducing, therefore, their reliability and expected lifetime. Thus, it is mandatory to face the challenge of enhancing the radiation hardening characteristics of a neural circuit before operating in harsh environments. A possible solution to substantially reduce long-term spurious effects caused by ionizing radiation [referred to as total ionizing dose (TID)] is to change the conventional rectangular MOS gate geometry to a nonstandard topology referred to as an enclosed layout transistor (ELT). In the context of hardening a complete neuron circuit against TID effects, together with the well-established ELT paradigm, it is possible to exploit the inclusion of other hardened devices, for instance, the memory element. In this sense, the Oxide-based Resistive Random Access Memory (OxRAM) can be used as the memory element, which is inherently tolerant against ionizing radiation and, hence, better suited for a fully hardened circuit. In this work, we propose to harden the design of an existing OxRAM-based neuron circuit through the inclusion of ELTs, i.e., to improve the radiation hardening characteristics of a preexistent convenient neuron circuit topology by using the enclosed gate geometry for the nMOS and pMOS devices. Electrical simulations, considering a standard commercial bulk CMOS fabrication process, in a 180-nm technology, have been carried out to validate our proposed design. In addition, we exploit two simulation setups: first, the OxRAM’s behavior in a simple circuit configuration, to provide a better understanding of the OxRAM device; second, the OxRAM-based neuron circuit, to evaluate the behavior of the proposed neuron circuit hardened with ELTs. The simulation results, supported by the analysis of former works regarding the incidence of ionizing radiation in OxRAM and ELTs, indicate that the proposed hardened neuron circuit is a feasible solution to embed neuromorphic computing in aerospace applications.

[1]  H. Aziza,et al.  A Capacitor-Less CMOS Neuron Circuit for Neuromemristive Networks , 2019, 2019 17th IEEE International New Circuits and Systems Conference (NEWCAS).

[2]  L. Trojman,et al.  Resistive Switching Model of OxRAM Devices Based on Intrinsic Electrical Parameters , 2019, 2019 Latin American Electron Devices Conference (LAEDC).

[3]  Hassen Aziza,et al.  Resistive RAMs as analog trimming elements , 2018 .

[4]  B. DeSalvo,et al.  CBRAM devices as binary synapses for low-power stochastic neuromorphic systems: Auditory (Cochlea) and visual (Retina) cognitive processing applications , 2012, 2012 International Electron Devices Meeting.

[5]  Christophe Muller,et al.  Compact modeling solutions for OxRAM memories , 2013, 2013 IEEE Faible Tension Faible Consommation.

[6]  E. Vianello,et al.  HfO2-Based OxRAM Devices as Synapses for Convolutional Neural Networks , 2015, IEEE Transactions on Electron Devices.

[7]  Y. Wu,et al.  Variation-aware, reliability-emphasized design and optimization of RRAM using SPICE model , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[8]  Hassen Aziza,et al.  An Augmented OxRAM Synapse for Spiking Neural Network (SNN) Circuits , 2019, 2019 14th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS).

[9]  Gilson I. Wirth,et al.  Design Flow Methodology for Radiation Hardened by Design CMOS Enclosed-Layout-Transistor-Based Standard-Cell Library , 2018, J. Electron. Test..

[10]  Leonard R. Rockett,et al.  Designing CMOS data cells for space systems , 2004, Microelectron. J..

[11]  Bernard Girau,et al.  Fault and Error Tolerance in Neural Networks: A Review , 2017, IEEE Access.

[12]  Shimeng Yu,et al.  Evaluation of Radiation Effects in RRAM-Based Neuromorphic Computing System for Inference , 2019, IEEE Transactions on Nuclear Science.

[13]  Li Chen,et al.  Study of n-channel MOSFETs with an enclosed-gate layout in a 0.18 micron CMOS technology , 2004, IEEE Symposium Conference Record Nuclear Science 2004..

[14]  Anthony S. Wojcik,et al.  A General, Constructive Approach to Fault-Tolerant Design Using Redundancy , 1989, IEEE Trans. Computers.

[15]  Federico Faccio,et al.  Total ionizing dose effects in shallow trench isolation oxides , 2008, Microelectron. Reliab..

[16]  Jason Gow,et al.  Total ionizing dose effects on I-V and noise characteristics of MOS transistors in a 0.18 μm CMOS Image Sensor process , 2013, 2013 14th European Conference on Radiation and Its Effects on Components and Systems (RADECS).

[17]  D. Munteanu,et al.  Modeling and Simulation of Single-Event Effects in Digital Devices and ICs , 2008, IEEE Transactions on Nuclear Science.

[18]  T. Oldham,et al.  Basic Mechanisms of Radiation Effects in Electronic Materials and Devices , 1987 .

[19]  Daniele Ielmini,et al.  Resistive switching memories based on metal oxides: mechanisms, reliability and scaling , 2016 .

[20]  Vishal Saxena,et al.  A CMOS Spiking Neuron for Brain-Inspired Neural Networks With Resistive Synapses and In Situ Learning , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[21]  Walter Snoeys,et al.  A new NMOS layout structure for radiation tolerance , 2001 .

[22]  Fabien Clermidy,et al.  Compact Modeling Solutions for Oxide-Based Resistive Switching Memories (OxRAM) , 2014 .

[23]  Kailash Gopalakrishnan,et al.  Overview of candidate device technologies for storage-class memory , 2008, IBM J. Res. Dev..

[24]  Etienne Nowak,et al.  (Invited) Resistive Memories (RRAM) Variability: Challenges and Solutions , 2018 .

[25]  A. Paccagnella,et al.  Aspect ratio calculation in n-channel MOSFETs with a gate-enclosed layout , 2000 .

[26]  J. R. Srour,et al.  Basic Mechanisms of Radiation Effects on Electronic Materials, Devices, and Integrated Circuits , 1982 .

[27]  Ari Virtanen,et al.  A subthreshold, low-power, RHBD reference circuit, for earth observation and communication satellites , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[28]  Gert Cauwenberghs,et al.  Neuromorphic Silicon Neuron Circuits , 2011, Front. Neurosci.

[29]  P. S. Winokur,et al.  Basic mechanisms of radiation effects on electronic materials and devices , 1989 .

[30]  Ali Chehab,et al.  RRAM Device Models: A Comparative Analysis With Experimental Validation , 2019, IEEE Access.

[31]  Pablo Ilha Vaz Design flow methodology for Radiation hardening by Design CMOS Enclosed Layout Transistor based standard cell library for aerospace applications , 2019 .

[32]  J. R. Srour,et al.  Radiation effects on microelectronics in space , 1988, Proc. IEEE.

[33]  Ali Chehab,et al.  Oxide-based RRAM models for circuit designers: A comparative analysis , 2017, 2017 12th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS).

[34]  Milton Ohring,et al.  Reliability and Failure of Electronic Materials and Devices, Second Edition , 1998 .

[35]  Giovanni Maria Anelli Conception et caractérisation de circuits intégrés résistants aux radiations pour les détecteurs de particules du LHC en technologies CMOS submicroniques profondes , 2000 .

[36]  R. Lacoe Improving Integrated Circuit Performance Through the Application of Hardness-by-Design Methodology , 2008, IEEE Transactions on Nuclear Science.

[37]  Krishnendu Chakrabarty,et al.  Fault-Tolerant Neuromorphic Computing Systems , 2019, 2019 IEEE International Test Conference (ITC).

[38]  H. E. Boesch,et al.  Post-Irradiation Effects in Field-Oxide Isolation Structures , 1987, IEEE Transactions on Nuclear Science.

[39]  Cristian Zambelli,et al.  Reliability of CMOS Integrated Memristive HfO2 Arrays with Respect to Neuromorphic Computing , 2019, 2019 IEEE International Reliability Physics Symposium (IRPS).

[40]  Pablo Ilha Vaz,et al.  Design and comparative performance simulation of RHBD inverter cells in 180nm CMOS , 2015, 2015 30th Symposium on Microelectronics Technology and Devices (SBMicro).

[41]  Amir F. Atiya,et al.  Comprehensive Review of Neural Network-Based Prediction Intervals and New Advances , 2011, IEEE Transactions on Neural Networks.

[42]  Prithviraj Banerjee,et al.  Fault tolerant VLSI systems , 1993 .