WEVIAN: A Web-based Placement Visualizer / Analyzer
暂无分享,去创建一个
Panagiotis Oikonomou | Georgios I. Stamoulis | Antonios N. Dadaliaris | Konstantinos Mantos | Nikolaos Koungalis | Georgios Demesiotis | G. Stamoulis | Konstantinos Mantos | Nikolaos Koungalis | Georgios Demesiotis | Panagiotis Oikonomou
[1] J.A. Nestor. Experience with the CADAPPLETS Project , 1999, 2007 IEEE International Conference on Microelectronic Systems Education (MSE'07).
[2] Chris C. N. Chu,et al. FastPlace: efficient analytical placement using cell shifting, iterative local refinement,and a hybrid net model , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Victor M. Kureichik,et al. ASICPlacementAnalyzer: Software tool for data analysis and visualization of ASIC placement , 2013, East-West Design & Test Symposium.
[4] Juan Li,et al. An overview of achieving energy efficiency in on-chip networks , 2010, Int. J. Commun. Networks Distributed Syst..
[5] Thanasis Loukopoulos,et al. Performance Evaluation of Tetris-based Legalization Heuristics , 2016, PCI.
[6] Jin Hu,et al. Progress and Challenges in VLSI Placement Research , 2012, Proceedings of the IEEE.
[7] Ulf Schlichtmann,et al. Kraftwerk2—A Fast Force-Directed Quadratic Placement Approach Using an Accurate Net Model , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[8] Igor L. Markov,et al. Toward CAD-IP reuse: a web bookshelf of fundamental algorithms , 2002, IEEE Design & Test of Computers.
[9] Thanasis Loukopoulos,et al. Domocus: Lock free parallel legalization in standard cell placement , 2017, 2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST).
[10] Thanasis Loukopoulos,et al. Heuristics to Augment the Performance of Tetris Legalization: Making a Fast but Inferior Method Competitive , 2017, J. Low Power Electron..
[11] Minsik Cho,et al. History-based VLSI legalization using network flow , 2010, Design Automation Conference.
[12] David T. Westwick,et al. High performance global placement and legalization accounting for fence regions , 2015, 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[13] Phillip Restle. Technical visualizations in VLSI design , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[14] Stan Y. Liao,et al. YAML: a tool for hardware design visualization and capture , 2000, ISSS '00.
[15] Sachin S. Sapatnekar,et al. Handbook of Algorithms for Physical Design Automation , 2008 .
[16] Ulf Schlichtmann,et al. Abacus: fast legalization of standard cell circuits with minimal movement , 2008, ISPD '08.
[17] Jens Vygen,et al. BonnPlace: Placement of Leading-Edge Chips by Advanced Combinatorial Algorithms , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[18] Chung-Kuan Cheng,et al. ePlace: Electrostatics-Based Placement Using Fast Fourier Transform and Nesterov's Method , 2015, TODE.
[19] Thanasis Loukopoulos,et al. A Connectivity-Based Legalization Scheme for Standard Cell Placement , 2017 .