Bhs: An Novel Scheduling Strategy on Modern Processors

Abstract In order to design a faster CPU, it is becoming more and more complex on the CPU architecture. But many-core is incompatible with the current programming mode designed for single-core CPU. This paper proposes a Block level Hardware-based Scheduling (BHS) on many-core architecture. The two main features are: First, design and implement a block-based hardware scheduler to reduce the overhead of threads, and to get a faster communication between processing units; second, it is very applicable to small and scalable cores on many-core architecture that is tightly coupled in the cores group, loosely coupled between groups. And a variety of parallel techniques would effectively exploit.

[1]  José F. Martínez,et al.  Cherry-MP: correctly integrating checkpointed early resource recycling in chip multiprocessors , 2005, 38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05).

[2]  Kevin Skadron,et al.  Many-core design from a thermal perspective , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[3]  Satoshi Matsushita,et al.  Pinot: speculative multi-threading processor architecture exploiting parallelism over a wide range of granularities , 2005, 38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05).

[4]  Chris R. Jesshope,et al.  The implementation of an SVP many-core processor and the evaluation of its memory architecture , 2009, CARN.