Utilizing timing error detection and recovery to dynamically improve superscalar processor performance

vii CHAPTER

[1]  Yervant Zorian,et al.  2001 Technology Roadmap for Semiconductors , 2002, Computer.

[2]  Kimberly D. Emerson.  Asynchronous design-an interesting alternative , 1997, Proceedings Tenth International Conference on VLSI Design.

[3]  D. Blaauw,et al.  Opportunities and challenges for better than worst-case design , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[4]  Arun K. Somani,et al.  SSD: an affordable fault tolerant architecture for superscalar processors , 2001, Proceedings 2001 Pacific Rim International Symposium on Dependable Computing.

[5]  Augustus K. Uht,et al.  Uniprocessor performance enhancement through adaptive clock frequency control , 2005, IEEE Transactions on Computers.

[6]  Geoffrey C.-F. Yeap,et al.  Leakage current in low standby power and high performance devices: trends and challenges , 2002, ISPD '02.

[7]  Allan Hartstein,et al.  The optimum pipeline depth for a microprocessor , 2002, ISCA.

[8]  Nader Vasseghi,et al.  The Mips R4000 processor , 1992, IEEE Micro.

[9]  Todd M. Austin,et al.  A fault tolerant approach to microprocessor design , 2001, 2001 International Conference on Dependable Systems and Networks.

[10]  David Blaauw,et al.  Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation , 2003, MICRO.

[11]  P. Eaton,et al.  Soft error rate mitigation techniques for modern microcircuits , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[12]  Sani R. Nassif.  Modeling and forecasting of manufacturing variations (embedded tutorial) , 2001, ASP-DAC '01.

[13]  David J. Sager,et al.  The microarchitecture of the Pentium 4 processor , 2001 .

[14]  Fadi H. Gebara,et al.  Remora: A Dynamic Self-Tuning Processor , 2002 .

[15]  Tong Liu,et al.  Performance improvement with circuit-level speculation , 2000, MICRO 33.

[16]  Lorenzo Alvisi,et al.  Modeling the effect of technology trends on the soft error rate of combinational logic , 2002, Proceedings International Conference on Dependable Systems and Networks.

[17]  Arun K. Somani,et al.  REESE: a method of soft error detection in microprocessors , 2001, 2001 International Conference on Dependable Systems and Networks.

[18]  Augustus K. Uht.  Achieving Typical Delays in Synchronous Systems via Timing Error Toleration , 2000 .

[19]  Robert P. Colwell.  The Zen of overclocking , 2004, Computer.

[20]  Scott Hauck,et al.  Asynchronous design methodologies: an overview , 1995, Proc. IEEE.

[21]  Yuan Taur,et al.  Device scaling limits of Si MOSFETs and their application dependencies , 2001, Proc. IEEE.

[22]  Manish Amde,et al.  Automating the design of an asynchronous DLX microprocessor , 2003, DAC '03.