One-transistor nonvolatile SRAM (ONSRAM) on silicon nanowire SONOS

A one-transistor nonvolatile SRAM (ONSRAM) on a silicon nanowire (SiNW) SONOS is demonstrated. A nonvolatile memory (NVM) property is attained by employment of O/N/O gate dielectric stacks as an electron storage node, and SRAM functionality is achieved by exploiting latch phenomena of a floating body in SiNW. Abrupt inverter switching, superior sensing current (≥21µA), and robust interference immunity between SRAM and NVM verify the feasibility for the suggested ONSRAM.

[1]  Adrian M. Ionescu,et al.  Punch-through impact ionization MOSFET (PIMOS): From device principle to applications , 2008 .

[2]  Sung I. Hong,et al.  55 nm capacitor-less 1T DRAM cell transistor with non-overlap structure , 2008, 2008 IEEE International Electron Devices Meeting.

[3]  Jin-Woo Han,et al.  A Unified-RAM (URAM) Cell for Multi-Functioning Capacitorless DRAM and NVM , 2007, 2007 IEEE International Electron Devices Meeting.

[4]  K. Gopalakrishnan,et al.  I-MOS: a novel semiconductor device with a subthreshold slope lower than kT/q , 2002, Digest. International Electron Devices Meeting,.

[5]  D. Schmitt-Landsiedel,et al.  The tunneling field effect transistor (TFET) as an add-on for ultra-low-voltage analog and digital processes , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[6]  Yang-Kyu Choi,et al.  A High Speed Unified-RAM (URAM) Cell Multi-Functioning Capacitorless DRAM and NVM , 2007 .

[8]  S. Okhonin,et al.  New Generation of Z-RAM , 2007, 2007 IEEE International Electron Devices Meeting.