Revised method for extraction of the thermal resistance applied to bulk and SOI SiGe HBTs

A revision is presented of the technique to determine the junction temperature and thermal resistance of bipolar transistors. It is based on the temperature sensitivity of the base-emitter voltage when biasing the device under constant emitter current. It accounts correctly for the self-heating of the device during the measurement. Results are obtained for devices fabricated on silicon-on-insulator (SOI) and bulk silicon having different emitter widths and lengths. An increment of the thermal resistance is found for SOI devices with respect to bulk.

[1]  B. Jagannathan,et al.  Measurement and modeling of thermal resistance of high speed SiGe heterojunction bipolar transistors , 2001, 2001 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems. Digest of Papers (IEEE Cat. No.01EX496).

[3]  Peter M. Asbeck,et al.  Thermal effects in HBT emitter resistance extraction , 1996 .

[4]  Vertical profile optimisation of a self-aligned SiGeC HBT process with an n-cap emitter , 2003, 2003 Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (IEEE Cat. No.03CH37440).

[5]  P. Tasker,et al.  Thermal parameter extraction technique using DC I-V data for HBT transistors , 2000, 2000 High Frequency Postgraduate Student Colloquium (Cat. No.00TH8539).

[7]  Thermal resistance of (H)BTs on bulk Si, SOI and glass , 2003, 2003 Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (IEEE Cat. No.03CH37440).

[8]  Jae-Sung Rieh,et al.  Electromigration current limit of high speed SiGe bipolar transistors influenced by device self-heating , 2001, 2001 IEEE International Integrated Reliability Workshop. Final Report (Cat. No.01TH8580).

[9]  D. J. Walkey,et al.  Simultaneous extraction of thermal and emitter series resistances in bipolar transistors , 1997, Proceedings of the 1997 Bipolar/BiCMOS Circuits and Technology Meeting.