The Configuration Ratio: A Model for Simulating CMOS Intra-Gate Bridge with Variable Logic Thresholds

In order to simulate the effects of a bridging fault it is necessary to accurately determine the intermediate voltage of the shortednodes, deduce the intermediate voltage of the faulty gate output and compare it to the logic threshold voltage of the driven gates. This paper presents a general model called ”the Configuration Ratio model ” which can be used to determine if aparticular structure of transistors gives an intermediate voltage which is higher or lower than a given threshold voltage. The approach is extremely faster than the previous ones since no SPICE simulation is required. The accuracy is of 0.06V to compare with SPICE simulations. In case of library based design a preliminary library characterization is possible allowing a very fast time during fault simulation.

[1]  Robert C. Aitken.  A comparison of defect models for fault location with Iddq measurements , 1993, Proceedings of IEEE International Test Conference - (ITC).

[2]  Charles F. Hawkins,et al.  Quiescent power supply current measurement for CMOS IC defect detection , 1989 .

[3]  Robert C. Aitken,et al.  Biased voting: A method for simulating CMOS bridging faults in the presence of variable gate logic thresholds , 1993, Proceedings of IEEE International Test Conference - (ITC).

[4]  John Paul Shen,et al.  A CMOS fault extractor for inductive fault analysis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Wojciech Maly,et al.  Realistic Fault Modeling for VLSI Testing , 1987, 24th ACM/IEEE Design Automation Conference.

[6]  Wojciech Maly,et al.  CMOS bridging fault detection , 1990, Proceedings. International Test Conference 1990.

[7]  Edward J. McCluskey,et al.  Detecting bridging faults with stuck-at test sets , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[8]  João Paulo Teixeira,et al.  IC DEFECTS-BASED TESTABILITY ANALYSIS , 1991, 1991, Proceedings. International Test Conference.

[9]  J. M. Soden,et al.  Electrical properties and detection methods for CMOS IC defects , 1989, [1989] Proceedings of the 1st European Test Conference.

[10]  Michele Favalli,et al.  Parametric Bridging Fault Characterieation for the Fault Simulation of Library-Based ICs , 1992, Proceedings International Test Conference 1992.

[11]  John Paul Shen,et al.  Extraction and simulation of realistic CMOS faults using inductive fault analysis , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.