A 1V 2.8Gbps 0.18μm CMOS inverter-based digital differential transmitter with calibrations of termination and mismatch

A digital differential transmitter based on CMOS inverter worked up to 2.8 Gbps at the supply voltage of 1 V with a 0.18 mum CMOS process. By calibrating the output impedance of the transmitter, the impedance matching between the transmitter output and the transmission line is achieved. The PVT variations of pre-driver are compensated by the calibration of the pull-up and pull-down driving strength. The chip fabricated with a 0.18 mum CMOS process gives the highest data rate of 4 Gbps at the supply voltage of 1.2 V. The proposed calibration schemes improve the eye opening with the voltage margin by 200% and the timing margin by 30%, at 2.8 Gbps and 1 V.

[1]  Hong-June Park,et al.  A Digital CMOS PWCL With Fixed-Delay Rising Edge and Digital Stability Control , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Zhiguo Bao,et al.  A new approach for circuit design optimization using Genetic Algorithm , 2008, 2008 International SoC Design Conference.

[3]  Peng Xu,et al.  Stochastic Behavior of a CMOS Inverter , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[4]  Sungho Kang,et al.  Segmented scan architecture using segment grouping for test cost reduction , 2008, 2008 International SoC Design Conference.

[5]  William J. Dally,et al.  A 14mW 6.25Gb/s Transceiver in 90nm CMOS for Serial Chip-to-Chip Communications , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  Spiridon Nikolaidis,et al.  Propagation delay and short-circuit power dissipation modeling of the CMOS inverter , 1998 .

[7]  M. Maymandi-Nejad,et al.  A monotonic digitally controlled delay element , 2005, IEEE Journal of Solid-State Circuits.

[8]  M. Mansuri,et al.  A 27-mW 3.6-Gb/s I/O transceiver , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).