A 0.1–4 GHz SDR receiver with reconfigurable 10–100 MHz signal bandwidth in 65 nm CMOS

Abstract A 0.1–4 GHz software-defined radio (SDR) receiver with reconfigurable 10–100 MHz signal bandwidth is presented. The complete system design methodology, taking blocker effects into account, is provided. Fully differential Op-Amp with Miller feedback and feed-forward compensations is proposed to support wideband analog circuits with low power consumption. The stability and isolation of inverter-based trans-conductance amplifier are analyzed in details. The design approach of high linearity Tow-Thomas trans-impedance amplifier is presented to reject out-of-band blockers. To compensate for PVT variations, IIP2, frequency tuning, DC offset and IQ calibration are also integrated on-chip. The SDR receiver has been implemented in 65 nm CMOS, with 1.2/2.5 V power supply and a core chip area of 2.4 mm2. The receiver achieves S11 input matching below −10 dB and a NF of 3–8 dB across the 0.1–4 GHz range, and a maximum gain of 82–92 dB with a 70 dB dynamic range. Dissipated power spans from 30 to 90 mW across this entire frequency range. For LTE application with 20 MHz signal bandwidth and a LO frequency of 2.3 GHz, the receiver consumes 21 mA current.

[1]  S. D'Amico,et al.  A 4th-order active-G/sub m/-RC reconfigurable (UMTS/WLAN) filter , 2006, IEEE Journal of Solid-State Circuits.

[2]  Yves Rolain,et al.  A 0.045mm2 0.1–6GHz reconfigurable multi-band, multi-gain LNA for SDR , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.

[3]  Tadashi Maeda,et al.  A 30MHz–2.4GHz CMOS receiver with integrated RF filter and dynamic-range-scalable energy detector for cognitive radio , 2011, 2011 IEEE Radio Frequency Integrated Circuits Symposium.

[4]  Martin Döttling,et al.  Radio technologies and concepts for IMT-Advanced , 2009 .

[5]  Sebastian Hoyos,et al.  Sensitivity Analysis of Continuous-Time $\Delta \Sigma$ ADCs to Out-of-Band Blockers in Future SAW-Less Multi-Standard Wireless Receivers , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Xing Zhang,et al.  A 0.1∼4GHz receiver and 0.1∼6GHz transmitter with reconfigurable 10∼100MHz signal bandwidth in 65nm CMOS , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[7]  Lu Han,et al.  A Single–Chip 10-Band WCDMA/HSDPA 4-Band GSM/EDGE SAW-less CMOS Receiver With DigRF 3G Interface and ${+}$90 dBm IIP2 , 2009, IEEE Journal of Solid-State Circuits.

[8]  P. Wambacq,et al.  Low-Area Active-Feedback Low-Noise Amplifier Design in Scaled Digital CMOS , 2008, IEEE Journal of Solid-State Circuits.

[9]  Jinghong Chen,et al.  ESD-Protected Wideband CMOS LNAs Using Modified Resistive Feedback Techniques With Chip-on-Board Packaging , 2008, IEEE Transactions on Microwave Theory and Techniques.

[10]  Jonathan Borremans,et al.  A 40nm CMOS highly linear 0.4-to-6GHz receiver resilient to 0dBm out-of-band blockers , 2011, 2011 IEEE International Solid-State Circuits Conference.

[11]  Alyosha C. Molnar,et al.  Implications of Passive Mixer Transparency for Impedance Matching and Noise Figure in Passive Mixer-First Receivers , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  A. Vasilopoulos,et al.  A Low-Power Wideband Reconfigurable Integrated Active-RC Filter With 73 dB SFDR , 2006, IEEE Journal of Solid-State Circuits.

[13]  Jonathan Borremans,et al.  A 5mm2 40nm LP CMOS 0.1-to-3GHz multistandard transceiver , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[14]  Andrea Baschirotto,et al.  A 4th-order active-Gm-RC reconfigurable (UMTS/WLAN) filter , 2006 .

[15]  Gaku Takemura,et al.  Digitally Assisted IIP2 Calibration for CMOS Direct-Conversion Receivers , 2011, IEEE Journal of Solid-State Circuits.

[16]  Ali M. Niknejad,et al.  A 1.5-V 0.7–2.5-GHz CMOS Quadrature Demodulator for Multiband Direct-Conversion Receivers , 2007, IEEE Journal of Solid-State Circuits.

[17]  Ahmad Mirzaei,et al.  Analysis and Optimization of Direct-Conversion Receivers With 25% Duty-Cycle Current-Driven Passive Mixers , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  Andrea Baschirotto,et al.  Flexible Baseband Analog Circuits for Software-Defined Radio Front-Ends , 2007, IEEE Journal of Solid-State Circuits.

[19]  Minsu Jeong,et al.  A complex band-pass filter for low-IF conversion DAB/T-DMB tuner with I/Q mismatch calibration , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[20]  Congyin Shi,et al.  A 2.3mA 240-to-500MHz 6th-order active-RC low-pass filter for ultra-wideband transceiver , 2010, 2010 IEEE Asian Solid-State Circuits Conference.

[21]  I. Nam,et al.  CMOS RF amplifier and mixer circuits utilizing complementary Characteristics of parallel combined NMOS and PMOS devices , 2005, IEEE Transactions on Microwave Theory and Techniques.

[22]  Pierluigi Nuzzo,et al.  A 2-mm$^{2}$ 0.1–5 GHz Software-Defined Radio Receiver in 45-nm Digital CMOS , 2009, IEEE Journal of Solid-State Circuits.

[23]  Yves Rolain,et al.  A 0.5 mm$^{2}$ Power-Scalable 0.5–3.8-GHz CMOS DT-SDR Receiver With Second-Order RF Band-Pass Sampler , 2010, IEEE Journal of Solid-State Circuits.

[24]  Vladimir Aparin,et al.  A Resistively Degenerated Wideband Passive Mixer With Low Noise Figure and High ${\rm IIP}_{2}$ , 2010, IEEE Transactions on Microwave Theory and Techniques.