LDE-aware Analog Layout Migration with OPC-inclusive Routing

Performance degradation in analog circuits due to layout dependent effects (LDEs) has become increasingly challenging in advanced technologies. To address this issue, LDEs have to be seriously considered as performance constraints in the physical design process. In this article, we have proposed an innovative LDE-aware retargeting methodology for analog layout migration from old technologies to new ones with LDEs optimized for performance preservation. The LDE constraints, which are first identified with the aid of a specialized sensitivity analysis scheme, are satisfied during the layout migration process. Moreover, optical proximity correction (OPC), as one of the most popular resolution enhancement techniques for subwavelength lithography in modern nanometer technology manufacturing, is also included in this study. We have developed an OPC-inclusive ILP-based analog router to route electrical nets for improving image fidelity of the final layout while the routability and other analog constraints are respected in the meantime. The experimental results show our proposed layout migration methodology along with the routing scheme is able to retarget analog layouts with better circuit performance and finer image quality compared to the previous works.

[1]  Lars Liebmann,et al.  Electrically driven optical proximity correction based on linear programming , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[2]  Min Chen,et al.  Modeling of layout-dependent stress effect in CMOS design , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[3]  David Z. Pan,et al.  Optical proximity correction with hierarchical Bayes model , 2015, Advanced Lithography.

[4]  Yih-Lang Li,et al.  Intelligent optical proximity correction using genetic algorithm with model- and rule-based approaches , 2009 .

[5]  Engin Avci,et al.  A free-shape router for analog and RF applications , 2009, 2009 European Conference on Circuit Theory and Design.

[6]  Gonzalo R. Arce,et al.  Computational Lithography: Ma/Lithography , 2010 .

[7]  Lihong Zhang,et al.  A Fast Hierarchical Adaptive Analog Routing Algorithm Based on Integer Linear Programming , 2017, ACM Trans. Design Autom. Electr. Syst..

[8]  Mohamed Dessouky,et al.  Layout Dependent Effects mitigation in current mirrors , 2016, 2016 Fourth International Japan-Egypt Conference on Electronics, Communications and Computers (JEC-ECC).

[9]  Lihong Zhang,et al.  Analog Integrated Circuit Sizing and Layout Dependent Effects: A Review , 2014 .

[10]  Yuzhe Ma,et al.  GAN-OPC: Mask Optimization with Lithography-guided Generative Adversarial Nets , 2018, 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC).

[11]  G. Burbach,et al.  Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturing , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[12]  Yao-Wen Chang,et al.  Layout-dependent-effects-aware analytical analog placement , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[13]  Yao-Wen Chang,et al.  Layout-Dependent Effects-Aware Analytical Analog Placement , 2016, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Lars W. Liebmann,et al.  Electrically driven optical proximity correction , 2008, SPIE Advanced Lithography.

[15]  Lihong Zhang,et al.  Efficient ILP-based variant-grid analog router , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[16]  Lihong Zhang,et al.  Lithography-friendly analog layout migration , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[17]  Mohamed Dessouky,et al.  Stress-aware analog layout devices pattern generation , 2016, 2016 11th International Design & Test Symposium (IDT).

[18]  Xuan Dong,et al.  EA-Based LDE-Aware Fast Analog Layout Retargeting With Device Abstraction , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Yingtao Jiang,et al.  Analog module placement realizing symmetry constraints based on a radiation decoder , 2004, The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04..

[20]  Gonzalo R. Arce,et al.  Computational Lithography , 2010, Wiley series in pure and applied optics.

[21]  David Z. Pan,et al.  RADAR: RET-aware detailed routing using fast lithography simulations , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[22]  Majid Sarrafzadeh,et al.  Vlsi Circuit Layout , 1999 .

[23]  Evangeline F. Y. Young,et al.  A fast machine learning-based mask printability predictor for OPC acceleration , 2019, ASP-DAC.

[24]  Zheng Liu,et al.  Performance-constrained template-driven retargeting for analog and RF layouts , 2010, GLSVLSI '10.

[25]  Yao-Wen Chang,et al.  Nonuniform Multilevel Analog Routing With Matching Constraints , 2014, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[26]  Zuochang Ye,et al.  A Framework for Layout-Dependent STI Stress Analysis and Stress-Aware Circuit Optimization , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[27]  Sandip Kundu,et al.  Optical lithography simulation using wavelet transform , 2009, 2009 IEEE International Conference on Computer Design.

[28]  Patrick G. Drennan,et al.  Implications of Proximity Effects for Analog Design , 2006, IEEE Custom Integrated Circuits Conference 2006.

[29]  Yao-Wen Chang,et al.  Simultaneous OPC- and CMP-aware routing based on accurate closed-form modeling , 2013, ISPD '13.

[30]  Chris C. N. Chu,et al.  FLUTE: Fast Lookup Table Based Rectilinear Steiner Minimal Tree Algorithm for VLSI Design , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[31]  Li-Da Huang,et al.  Optical proximity correction (OPC): friendly maze routing , 2004, DAC.

[32]  Ramy Iskander,et al.  A Python-based layout-aware analog design methodology for nanometric technologies , 2011, 2011 IEEE 6th International Design and Test Workshop (IDT).

[33]  Yici Cai,et al.  A Novel Analog Routing Algorithm with Constraints of Variable Wire Widths , 2006, 2006 International Conference on Communications, Circuits and Systems.

[34]  Lihong Zhang,et al.  Process-Variation-Aware Rule-Based Optical Proximity Correction for Analog Layout Migration , 2017, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.