A wide input bandwidth 7-bit 300-MSample/s folding and current-mode interpolating ADC

A 7-bit Nyquist folding and interpolating analog-to-digital converter (ADC) that converts at 300 MSamples/s is presented. Using current-mode signal processing techniques for analog preprocessing and a front-end sample-and-hold, the proposed 7-bit folding and interpolating ADC yields a wide input bandwidth up to 60 MHz with six effective number of bits. The ADC consumes 200 mW from a 3.3-V power supply. The chip occupies 1.2 mm/sup 2/ active area, fabricated in 0.35-/spl mu/m CMOS.

[1]  Shanthi Pavan,et al.  A Dual-Mode 700-Msamples/s 6-bit 200-Msamples/s 7-bit A/D Converter in a 0.25- m Digital CMOS Process , 2000 .

[2]  Minkyu Song,et al.  An 8-bit 200 MSPS CMOS A/D converter for analog interface module of TFT-LCD driver , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[3]  Asad A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 μm CMOS , 2001 .

[4]  D.J. Allstot,et al.  CMOS folding ADCs with current-mode interpolation , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[5]  Bang-Sup Song,et al.  A 1-V 6-b 50-MSamples/s current-interpolating CMOS ADC , 2000, IEEE Journal of Solid-State Circuits.

[6]  M. Flynn,et al.  400 MSample/s 6 b CMOS folding and interpolating ADC , 1998 .

[7]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[8]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[9]  David J. Allstot,et al.  CMOS folding A/D converters with current-mode interpolation , 1996 .

[10]  M. Flynn,et al.  A 400 M sample/s 6b CMOS folding and interpolating ADC , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[11]  Bram Nauta,et al.  A 70-MS/s 110-mW 8-b CMOS folding and interpolating A/D converter , 1995 .

[12]  M. Wolfe,et al.  A dual-mode 700-Msamples/s 6-bit 200-Msamples/s 7-bit A/D converter in a 0.25-/spl mu/m digital CMOS process , 2000, IEEE Journal of Solid-State Circuits.

[13]  T. Sigenobu,et al.  An 8-bit 30 MS/s 18 mW ADC with 1.8 V single power supply , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[14]  A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[15]  A. Matsuzawa,et al.  A mixed-signal 0.18-/spl mu/m CMOS SoC for DVD systems with 432-MSample/s PRML read channel and 16-Mb embedded DRAM , 2001 .

[16]  J. Doernberg,et al.  Full-speed testing of A/D converters , 1984 .

[17]  A.G.W. Venes,et al.  An 80 MHz 80 mW 8 b CMOS folding A/D converter with distributed T/H preprocessing , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[18]  Myung-Jun Choe,et al.  An 8 b 100 MSample/s CMOS pipelined folding ADC , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).