Test structures for evaluating strong phase shift lithography
暂无分享,去创建一个
Test structures are presented for the evaluation of phase shift lithography on the gate level of a CMOS technology. The structures address the measurement of phase shift printed linewidth, the evaluation of transistors as a function of phase shifter geometry, and the detection of misalignment of contact windows to the phase shift printed gate.
[1] Chong-Cheng Fu,et al. Practicing extension of 248-nm DUV optical lithography using trim-mask PSM , 1999, Advanced Lithography.
[2] Lars W. Liebmann,et al. Alternating phase-shifted mask for logic gate levels, design, and mask manufacturing , 1999, Advanced Lithography.
[3] W. R. Thurber,et al. Bridge and van der Pauw Sheet Resistors for Characterizing the Line Width of Conducting Layers , 1978 .