Layout-driven RTL binding techniques for high-level synthesis

The importance of effective and efficient accounting of layout effects is well-established in high-level synthesis (HLS), since it allows more realistic exploration of the design space and the generation of solutions with predictable metrics. This feature is highly desirable in order to avoid unnecessary iterations through the design process. In this paper, we address the problem of layout-driven register-transfer-level (RTL) binding as this step has a direct relevance on the final performance of the design. By producing not only an RTL design but also an approximate physical topology of the chip level implementation, we ensure that the solution will perform at the predicted metric once implemented, thus avoiding unnecessary delays in the design process.

[1]  Pierre G. Paulin,et al.  Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Thomas Lengauer,et al.  APPlaUSE: Abrea and pberformance optimization in a ubnified placement and sbynthesis ebnvironment , 1995, ICCAD 1995.

[3]  Eugene Shragowitz,et al.  Dynamic prediction of critical paths and nets for constructive timing-driven placement , 1991, 28th ACM/IEEE Design Automation Conference.

[4]  Fadi J. Kurdahi,et al.  ChipEst-FPGA: a tool for chip level area and timing estimation of lookup table based FPGAs for high level applications , 1997, Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference.

[5]  Alice C. Parker,et al.  3D scheduling: high-level synthesis with floorplanning , 1991, 28th ACM/IEEE Design Automation Conference.

[6]  Viraphol Chaiyakul,et al.  Accurate layout area and delay modeling for system level design , 1992, ICCAD.

[7]  Thomas Lengauer,et al.  APPlaUSE: area and performance optimization in a unified placement and synthesis environment , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[8]  Fadi J. Kurdahi,et al.  An empirical study on the effects of physical design in high-level synthesis , 1994, Proceedings of 7th International Conference on VLSI Design.

[9]  Abbas El Gamal,et al.  Two-dimensional stochastic model for interconnections in master-slice integrated circuits , 1981 .

[10]  David P. LaPotin,et al.  Early matching of system requirements and package capabilities , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[11]  Daniel Gajski,et al.  Chippe: a system for constraint driven behavioral synthesis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Martin D. F. Wong,et al.  Simultaneous functional-unit binding and floorplanning , 1994, ICCAD '94.

[13]  Elof Frank,et al.  APPlaUSE: A&barbelow;rea and p&barbelow;erformance optimization in a u&barbelow;nified placement and s&barbelow;ynthesis e&barbelow;nvironment , 1995 .

[14]  Jonathan Rose,et al.  Chortle: a technology mapping program for lookup table-based field programmable gate arrays , 1990, 27th ACM/IEEE Design Automation Conference.

[15]  Robert J. Francis.  A tutorial on logic synthesis for lookup-table based FPGAs , 1992, ICCAD.

[16]  Barry M. Pangrle,et al.  A grid-based approach for connectivity binding with geometric costs , 1993, ICCAD '93.

[17]  Martine D. F. Schlag,et al.  EMPIRICAL EVALUATION OF MULTILEVEL LOGIC MINIMIZATION TOOLS FOR A FIELD-PROGRAMMABLE GATE ARRAY TECHNOLOGY , 1991 .

[18]  Robert J. Francis.  A tutorial on logic synthesis for lookup-table based FPGAs , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[19]  William E. Donath,et al.  Placement and average interconnection lengths of computer logic , 1979 .

[20]  Fadi J. Kurdahi,et al.  Area and timing estimation for lookup table based FPGAs , 1996, Proceedings ED&TC European Design and Test Conference.

[21]  Xinghao Chen,et al.  A module area estimator for VLSI layout , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[22]  John K. Ousterhout.  A Switch-Level Timing Verifier for Digital MOS VLSI , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  Nikil Dutt,et al.  The GENUS User Manual and C Programming Library , 1993 .

[24]  Christian Ewering,et al.  Automatic high level synthesis of partitioned busses , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[25]  Alice C. Parker,et al.  On the Relation between Wire Length Distributions and Placement of Logic on Master Slice ICs , 1984, 21st Design Automation Conference Proceedings.

[26]  Alice C. Parker,et al.  SMASH: a program for scheduling memory-intensive application-specific hardware , 1994, Proceedings of 7th International Symposium on High-Level Synthesis.

[27]  Vishwani D. Agrawal,et al.  Chip Layout Optimization Using Critical Path Weighting , 1984, 21st Design Automation Conference Proceedings.

[28]  M.C. McFarland.  Using Bottom-Up Design Techniques in the Synthesis of Digital Hardware from Abstract Behavioral Descriptions , 1986, 23rd ACM/IEEE Design Automation Conference.

[29]  Jacob A. Abraham,et al.  Average Interconnection Length and Interconnection Distribution Based on Rent's Rule , 1989, 26th ACM/IEEE Design Automation Conference.

[30]  Frank Vahid,et al.  100-hour design cycle: a test case , 1994, EURO-DAC '94.

[31]  Jacques Benkoski,et al.  The role of timing verification in layout synthesis , 1991, 28th ACM/IEEE Design Automation Conference.

[32]  Michael Feuer.  Connectivity of Random Logic , 1982, IEEE Transactions on Computers.

[33]  Minjoong Rim,et al.  BINET: an algorithm for solving the binding problem , 1994, Proceedings of 7th International Conference on VLSI Design.

[34]  Viraphol Chaiyakul,et al.  Linking Register-Transfer and Physical Levels of Design (Special Issue on Synthesis and Verification of Hardware Design) , 1993 .

[35]  Ernest S. Kuh,et al.  An Algorithm for Performance-Driven Placement of Cell-Based ICs , 1991 .

[36]  David W. Knapp.  Fasolt: a program for feedback-driven data-path optimization , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[37]  Fadi J. Kurdahi,et al.  Incorporating the controller effects during register transfer level synthesis , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[38]  Barry M. Pangrle,et al.  A grid-based approach for connectivity binding with geometric costs , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).