A 64 x 64 CMOS digital pixel array based on pulse-width analog-to-digital conversion with on-chip linearizing circuit

This paper describes a 64 x 64 digital pixel array employing a pulse width analogue to digital conversion scheme. Each pixel contains a photodiode sensor, comparator and memory, and in conjuction with a central control circuit performs the analogue to digital conversion, by timing a pulse generated by the photodiode/comparator circuit. The control circuit produces data which compensates for this nonlinear relationship, resulting in a pixel parallel ADC operation. The digital image data can be read from the array non-destructively, with random access. The array is constructed in a standard 0.35 μm, 3.3 V digital CMOS process.

[1]  Abbas El Gamal,et al.  Pixel-level processing: why, what, and how? , 1999, Electronic Imaging.

[2]  Brian A. Wandell,et al.  Common principles of image acquisition systems and biological vision , 2002, Proc. IEEE.

[3]  E.R. Fossum,et al.  256/spl times/256 CMOS active pixel sensor camera-on-a-chip , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[4]  Xinqiao Liu,et al.  A 10000 frames/s CMOS digital pixel sensor , 2001, IEEE J. Solid State Circuits.

[5]  Abbas El Gamal,et al.  A Nyquist rate pixel level ADC for CMOS image sensors , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).