Design of Mixed-Signal Systems With Asynchronous Control

This paper presents a novel workflow for the design of mixed-signal systems with asynchronous control. Current methods rely on synchronous control logic and full-system simulation, which might lead to suboptimal results and even project respins due to critical errors. Asynchronous circuits can provide greater robustness, reactivity, and power efficiency. The proposed workflow aims to combine state-of-the-art tools for asynchronous circuit design and formal verification of analog systems in a unified environment. The effectiveness of this methodology is demonstrated by the analysis of a buck converter.

[1]  Alexandre Yakovlev,et al.  Design and Verification of Speed-Independent Multiphase Buck Controller , 2015, 2015 21st IEEE International Symposium on Asynchronous Circuits and Systems.

[2]  Chris J. Myers,et al.  A new assertion property language for analog/mixed-signal circuits , 2013, Proceedings of the 2013 Forum on specification and Design Languages (FDL).

[3]  Wil M. P. van der Aalst,et al.  Process Mining - Discovery, Conformance and Enhancement of Business Processes , 2011 .

[4]  T. D. Towers.  Practical design problems in transistor d.c./d.c. convertors and d.c./a.c. inverters , 1959 .

[5]  Sofiène Tahar,et al.  Formal verification of analog and mixed signal designs: A survey , 2008, Microelectron. J..

[6]  Danil Sokolov,et al.  Towards asynchronous power management , 2014, 2014 IEEE Faible Tension Faible Consommation.

[7]  Victor Khomenko,et al.  A Usable Reachability Analyser , 2009 .

[8]  Chris J. Myers,et al.  Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[9]  Chris J. Myers,et al.  LEMA: A tool for the formal verification of digitally-intensive analog/mixed-signal circuits , 2014, 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS).

[10]  Chris J. Myers,et al.  Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces , 2007, ATVA.