ASLAN: Synthesis of approximate sequential circuits
暂无分享,去创建一个
Kaushik Roy | Anand Raghunathan | Arnab Raha | Swagath Venkataramani | Ashish Ranjan | K. Roy | A. Raghunathan | Swagath Venkataramani | Arnab Raha | Ashish Ranjan
[1] Sandeep K. Gupta,et al. A Re-design Technique for Datapath Modules in Error Tolerant Applications , 2008, 2008 17th Asian Test Symposium.
[2] Kaushik Roy,et al. IMPACT: IMPrecise adders for low-power approximate computing , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.
[3] Kaushik Roy,et al. Substitute-and-simplify: A unified design paradigm for approximate and quality configurable circuits , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[4] Antonio Ortega,et al. Scalable variable complexity approximate forward DCT , 2004, IEEE Transactions on Circuits and Systems for Video Technology.
[5] Naresh R. Shanbhag,et al. Energy-efficient signal processing via algorithmic noise-tolerance , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).
[6] Kaushik Roy,et al. Quality programmable vector processors for approximate computing , 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[7] Anand Raghunathan,et al. Best-effort computing: Re-thinking parallel software and hardware , 2010, Design Automation Conference.
[8] Puneet Gupta,et al. Trading Accuracy for Power with an Underdesigned Multiplier Architecture , 2011, 2011 24th Internatioal Conference on VLSI Design.
[9] Kaushik Roy,et al. SALSA: Systematic logic synthesis of approximate circuits , 2012, DAC Design Automation Conference 2012.
[10] Mauro Olivieri,et al. Analysis and Implementation of a Novel Leading Zero Anticipation Algorithm for Floating-Point Arithmetic Units , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.
[11] Kaushik Roy,et al. Process Variation Tolerant Low Power DCT Architecture , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.
[12] Andrew B. Kahng,et al. Accuracy-configurable adder for approximate arithmetic designs , 2012, DAC Design Automation Conference 2012.
[13] Lingamneni Avinash,et al. Energy parsimonious circuit design through probabilistic pruning , 2011, 2011 Design, Automation & Test in Europe.
[14] Sandeep K. Gupta,et al. A new circuit simplification method for error tolerant applications , 2011, 2011 Design, Automation & Test in Europe.
[15] Stephan Merz,et al. Model Checking , 2000 .
[16] Kenneth B. Kent,et al. Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research , 2010, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines.
[17] Sandeep K. Gupta,et al. Approximate logic synthesis for error tolerant applications , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[18] Melvin A. Breuer,et al. Multi-media applications and imprecise computation , 2005, 8th Euromicro Conference on Digital System Design (DSD'05).
[19] Lingamneni Avinash,et al. Sustaining moore's law in embedded computing through probabilistic and approximate design: retrospects and prospects , 2009, CASES '09.
[20] John Lach,et al. A methodology for energy-quality tradeoff using imprecise hardware , 2012, DAC Design Automation Conference 2012.
[21] Ilia Polian,et al. Adaptive voltage over-scaling for resilient applications , 2011, 2011 Design, Automation & Test in Europe.
[22] Edmund M. Clarke,et al. Model Checking , 1999, Handbook of Automated Reasoning.
[23] Zohar Manna,et al. The Temporal Logic of Reactive and Concurrent Systems , 1991, Springer New York.
[24] Krishna V. Palem,et al. Optimizing energy to minimize errors in dataflow graphs using approximate adders , 2010, CASES '10.
[25] Kaushik Roy,et al. MACACO: Modeling and analysis of circuits for approximate computing , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).