Three-dimensional switchbox multiplexing in emerging 3D-FPGAs to reduce chip footprint and improve TSV usage

Three-dimensional integration technology is proposed to break down long wires and increase integration level of emerging complex designs. However, efficiency of this technology heavily depends on the usage of Through-Silicon Vias. TSVs are key solutions for cooling the 3D-chips but they occupy considerable silicon area. Therefore, reducing the number of required TSVs in routing step is very critical in 3D-chips. In this paper, a TSV multiplexing approach is proposed to reduce the number of required routing TSV. We proposed two multiplexed 3D-switchbox architectures. In the first architecture, the TSVs inside the switchboxes are multiplexed while in the second architecture, TSVs are multiplexed between the switchboxes. Moreover, a routing algorithm is suggested to route the FPGA using the multiplexed switchboxes to evaluate the proposed architectures. Experimental results show that the presented architectures and algorithms reduce the number of used TSVs by 64.58% and 71.27% on average for the first and second architectures respectively, in cost of a negligible overheads in total wire length and auxiliary switches. HighlightsNumber of required TSVs is reduced by more than 71% on average.Area of large TSVs is reduced and unused TSVs can be used for temperature management.Total wirelength overhead is less than 5%.Switch overhead is reasonable.

[1]  Shashi Shekhar,et al.  Multilevel hypergraph partitioning: application in VLSI domain , 1997, DAC.

[2]  Chen Dong,et al.  Variation Aware Routing for Three-Dimensional FPGAs , 2009, 2009 IEEE Computer Society Annual Symposium on VLSI.

[3]  Mingjie Lin,et al.  Performance Benefits of Monolithically Stacked 3-D FPGA , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Kia Bazargan,et al.  A tileable switch module architecture for homogeneous 3D FPGAs , 2009, 2009 IEEE International Conference on 3D System Integration.

[5]  Chun-Lung Hsu,et al.  Interlaced switch boxes placement for three‐dimensional FPGA architecture design , 2012, Int. J. Circuit Theory Appl..

[6]  Ali Jahanian,et al.  Multiplexed switch box architecture in three-dimensional FPGAs to reduce silicon area and improve TSV usage , 2012, GLSVLSI '12.

[7]  Dimitrios Soudris,et al.  Exploring Alternative 3D FPGA Architectures: Design Methodology and CAD Tool Support , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[8]  Kia Bazargan,et al.  Placement and routing in 3D integrated circuits , 2005, IEEE Design & Test of Computers.

[9]  Mahmut T. Kandemir,et al.  Designing a 3-D FPGA: Switch Box Architecture and Thermal Issues , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[11]  Nasser Masoumi,et al.  Area efficient switch box topologies for 3D FPGAs , 2011, 2011 IEEE 9th International New Circuits and systems conference.

[12]  Herman Schmit,et al.  FPGA switch block layout and evaluation , 2002, FPGA '02.

[13]  Anantha Chandrakasan,et al.  Wiring requirement and three-dimensional integration technology for field programmable gate arrays , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[14]  Yuan Xie,et al.  Three-dimensional Integrated Circuits: Design, EDA, and Architecture , 2011, Found. Trends Electron. Des. Autom..

[15]  Russell Tessier,et al.  FPGA Architecture: Survey and Challenges , 2008, Found. Trends Electron. Des. Autom..

[16]  Kia Bazargan,et al.  Three-dimensional place and route for FPGAs , 2006, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Arvind Kumar,et al.  Three-dimensional integrated circuits , 2006, IBM J. Res. Dev..

[18]  Yici Cai,et al.  Thermal-aware P/G TSV planning for IR drop reduction in 3D ICs , 2013, Integr..