暂无分享,去创建一个
[1] Guy E. Blelloch,et al. Ligra: a lightweight graph processing framework for shared memory , 2013, PPoPP '13.
[2] Xinyu Li,et al. Hierarchical Hybrid Memory Management in OS for Tiered Memory Systems , 2019, IEEE Transactions on Parallel and Distributed Systems.
[3] Keshav Pingali,et al. Single machine graph analytics on massive datasets using Intel optane DC persistent memory , 2019, Proc. VLDB Endow..
[4] Zi Yan,et al. Nimble Page Management for Tiered Memory Systems , 2019, ASPLOS.
[5] Vivien Quéma,et al. Traffic management: a holistic approach to memory placement on NUMA systems , 2013, ASPLOS '13.
[6] Ada Gavrilovska,et al. HeteroOS — OS design for heterogeneous memory management in datacenter , 2017, 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA).
[7] Frank Mueller,et al. Performance characterization of a DRAM-NVM hybrid memory architecture for HPC applications using intel optane DC persistent memory modules , 2019, MEMSYS.
[8] Justin R. Funston,et al. Challenges of memory management on modern NUMA systems , 2015, Commun. ACM.
[9] Haibo Chen,et al. NUMA-aware graph-structured analytics , 2015, PPoPP.
[10] Xiao Liu,et al. Basic Performance Measurements of the Intel Optane DC Persistent Memory Module , 2019, ArXiv.
[11] Ismail Oukid,et al. Bridging the Latency Gap between NVM and DRAM for Latency-bound Operations , 2019, DaMoN.
[12] Sungjoo Hong,et al. Memory technology trend and future challenges , 2010, 2010 International Electron Devices Meeting.
[13] Michael M. Swift,et al. Efficient virtual memory for big memory servers , 2013, ISCA.
[14] Adam Silberstein,et al. Benchmarking cloud serving systems with YCSB , 2010, SoCC '10.
[15] Jaehyuk Huh,et al. Hybrid TLB coalescing: Improving TLB translation coverage under diverse fragmented memory allocations , 2017, 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA).
[16] Vivien Quéma,et al. Thread and Memory Placement on NUMA Systems: Asymmetry Matters , 2015, USENIX Annual Technical Conference.
[17] Onur Mutlu,et al. Architecting phase change memory as a scalable dram alternative , 2009, ISCA '09.
[18] Timothy Roscoe,et al. Mitosis: Transparently Self-Replicating Page-Tables for Large-Memory Machines , 2019, ASPLOS.
[19] Andrew Siegel,et al. XSBENCH - THE DEVELOPMENT AND VERIFICATION OF A PERFORMANCE ABSTRACTION FOR MONTE CARLO REACTOR ANALYSIS , 2014 .
[20] Jee Ho Ryoo,et al. Rethinking TLB designs in virtualized environments: A very large part-of-memory TLB , 2017, 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA).
[21] Venkatesh Akella,et al. AutoTM: Automatic Tensor Movement in Heterogeneous Memory Systems using Integer Linear Programming , 2020, ASPLOS.
[22] Steven Swanson,et al. An Empirical Guide to the Behavior and Use of Scalable Persistent Memory , 2019, FAST.