Impact of gate workfunction in junctionless versus junction SOI n-MOSFET transistor
暂无分享,去创建一个
Wei-Wen Liu | Noraini Othman | Uda Hashim | M. K. Md Arshad | Chun Hong Voon | A. R. N. Huda | H. Cheun Lee | P. Y. P. Adelyn | S. M. Kahar | H. C. Lee | U. Hashim | N. Othman | M. Arshad | C. Voon | P. Adelyn | A. R. N. Huda | Wei‐Wen Liu
[1] Bahniman Ghosh,et al. Planar junctionless transistor with non-uniform channel doping , 2013 .
[2] Jong-Ho Lee,et al. The Optimal Design of Junctionless Transistors with Double-Gate Structure for reducing the Effect of Band-to-Band Tunneling , 2013 .
[3] A. Kranti,et al. Junctionless nanowire transistor (JNT): Properties and design guidelines , 2010, 2010 Proceedings of the European Solid State Device Research Conference.
[4] Abhinav Kranti,et al. Ultra Low Power Junctionless MOSFETs for Subthreshold Logic Applications , 2013, IEEE Transactions on Electron Devices.
[5] Sung-Jin Choi,et al. Sensitivity of Threshold Voltage to Nanowire Width Variation in Junctionless Transistors , 2011, IEEE Electron Device Letters.
[6] Abhinav Kranti,et al. Revisiting the doping requirement for low power junctionless MOSFETs , 2014 .
[7] Abhinav Kranti,et al. Short-Channel Junctionless Nanowire Transistors , 2010 .