A novel self-recoverable and triple nodes upset resilience DICE latch

With the CMOS technology scaling down, the normal latch is more susceptible to soft errors caused by radiation particles. In this paper, we proposed a low-power and highly reliable radiation hardened latch to enhance the single event upset (SEU) tolerance. Based on DICE latch and Muller C-element circuit, the proposed latch can provide 100% fault tolerance, which can be used for space applications in severe ray radiation environments. The simulation show that’s it not only can completely tolerate an SEU on any one of its internal single node, but it also can provide doublenode and triple-node upsets protection for facultative initial state of the latch. What’s more, compared with other hardened latches, the proposed cell has comparable or better performance in the matter of delay time and power.

[1]  Tianqi Wang,et al.  Low cost and highly reliable radiation hardened latch design in 65 nm CMOS technology , 2015, Microelectron. Reliab..

[2]  Kostas Tsoumanis,et al.  Delta DICE: A Double Node Upset resilient latch , 2015, 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS).

[3]  E. Ibe,et al.  Impact of Scaling on Neutron-Induced Soft Error in SRAMs From a 250 nm to a 22 nm Design Rule , 2010, IEEE Transactions on Electron Devices.

[4]  Huaguo Liang,et al.  A transient pulse dually filterable and online self-recoverable latch , 2017, IEICE Electron. Express.

[5]  G. C. Messenger,et al.  Collection of Charge on Junction Nodes from Ion Tracks , 1982, IEEE Transactions on Nuclear Science.

[6]  Ken Choi,et al.  High Performance, Low Cost, and Robust Soft Error Tolerant Latch Designs for Nanoscale CMOS Technology , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Xu Hui,et al.  Circuit and layout combination technique to enhance multiple nodes upset tolerance in latches , 2015, IEICE Electron. Express.

[8]  Kiamal Z. Pekmestzi,et al.  DONUT: A Double Node Upset Tolerant Latch , 2015, 2015 IEEE Computer Society Annual Symposium on VLSI.

[9]  D. Rossi,et al.  Latch Susceptibility to Transient Faults and New Hardening Approach , 2007, IEEE Transactions on Computers.

[10]  Yong-Bin Kim,et al.  Analysis and Design of Nanoscale CMOS Storage Elements for Single-Event Hardening With Multiple-Node Upset , 2012, IEEE Transactions on Device and Materials Reliability.

[11]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[12]  Spyros Tragoudas,et al.  Radiation Hardened Latch Designs for Double and Triple Node Upsets , 2017, IEEE Transactions on Emerging Topics in Computing.