Global State Checker: Towards SAT-Based Reachability Analysis of Communicating State Machines
暂无分享,去创建一个
Petra Kaufmann | Martina Seidl | Martin Kronegger | Andreas Pfandler | Magdalena Widl | Petra Kaufmann | M. Seidl | A. Pfandler | Martin Kronegger | M. Widl
[1] Armin Biere,et al. Bounded model checking , 2003, Adv. Comput..
[2] Maurice H. ter Beek,et al. A state/event-based model-checking approach for the analysis of abstract system properties , 2011, Sci. Comput. Program..
[3] Daniel Le Berre,et al. The Sat4j library, release 2.2 , 2010, J. Satisf. Boolean Model. Comput..
[4] Johan Lilius,et al. vUML: a tool for verifying UML models , 1999, 14th IEEE International Conference on Automated Software Engineering.
[5] Tommi A. Junttila,et al. Symbolic model checking of hierarchical UML state machines , 2008, 2008 8th International Conference on Application of Concurrency to System Design.
[6] Jean Bézivin,et al. On the unification power of models , 2005, Software & Systems Modeling.
[7] Jussi Rintanen. Planning and SAT , 2009, Handbook of Satisfiability.
[8] Carsten Sinz,et al. Towards an Optimal CNF Encoding of Boolean Cardinality Constraints , 2005, CP.
[9] Bran Selic,et al. What will it take? A view on adoption of model-based methods in practice , 2012, Software & Systems Modeling.
[10] Stephan Merz,et al. Model Checking - Timed UML State Machines and Collaborations , 2002, FTRTFT.
[11] Gerti Kappel,et al. Guided Merging of Sequence Diagrams , 2012, SLE.
[12] Stephan Merz,et al. Model Checking , 2000 .
[13] Magdalena Widl. Test Case Generation by Grammar-Based Fuzzing for Model-Driven Engineering , 2012, Haifa Verification Conference.
[14] Iulian Ober,et al. Validation of UML Models via a Mapping to Communicating Extended Timed Automata , 2004, SPIN.