Leakage current minimisation and power reduction techniques using sub-threshold design
暂无分享,去创建一个
[1] Bhekisipho Twala,et al. First principle leakage current reduction technique for CMOS devices , 2015, 2015 International Conference on Computing, Communication and Security (ICCCS).
[2] Paolo Antognetti,et al. Semiconductor Device Modeling with Spice , 1988 .
[3] H. Wong,et al. CMOS scaling into the nanometer regime , 1997, Proc. IEEE.
[4] Mark Bohr. Silicon trends and limits for advanced microprocessors , 1998, CACM.
[5] Carl Tim Kelley,et al. Iterative methods for optimization , 1999, Frontiers in applied mathematics.
[6] Christian Enz. The EKV Model: a MOST Model Dedicated to Low-Current and Low-Voltage Analogue Circuit Design and Simulation , 1996 .
[7] Bhekisipho Twala,et al. Simulation and parameter optimization of polysilicon gate biaxial strained silicon MOSFETs , 2015, 2015 Fifth International Conference on Digital Information Processing and Communications (ICDIPC).
[8] Mansun Chan,et al. A physical and scalable I-V model in BSIM3v3 for analog/digital circuit simulation , 1997 .
[9] Y. Tsividis. Operation and modeling of the MOS transistor , 1987 .