VLSI-realizable multiplier-free interpolators for high-order sigma-delta D/A converters

A class of efficient linear-phase FIR interpolators for superresolution sigma-delta digital-to-analog (D/A) converters are introduced. These interpolators contain no general multipliers and very few data memory locations, thereby making them easily VLSI-realizable. This is achieved by using several interpolation stages with each stage containing a small number of delays and arithmetic operations. The proposed interpolators can be used, with very slight changes, for many interpolation ratios. As an example, an interpolator is designed for a 20-b overall performance in the case of a fifth-order noise shaper.<<ETX>>

[1]  C. Sidney Burrus,et al.  Multirate filter designs using comb filters , 1984 .

[2]  P.J.A. Naus,et al.  A CMOS Stereo 16 Bit D/A Converter for Digital Audio , 1986, ESSCIRC '86: Twelfth European Solid-State Circuits Conference.

[3]  Tapio Saramaki,et al.  Design of FIR filters as a tapped cascaded interconnection of identical subfilters , 1987 .

[4]  H. Tenhunen,et al.  Efficient VLSI-realizable decimators for sigma-delta analog-to-digital converters , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[5]  Sanjit K. Mitra,et al.  Design of computationally efficient interpolated fir filters , 1988 .

[6]  T. Saramaki,et al.  Multiplier-free decimator algorithms for superresolution oversampled converters , 1990, IEEE International Symposium on Circuits and Systems.

[7]  Hannu Tenhunen,et al.  An oversampled sigma-delta A/D converter circuit using two-stage fourth order modulator , 1990, IEEE International Symposium on Circuits and Systems.

[8]  Hannu Tenhunen,et al.  Modelling and performance estimation of sigma-delta modulators , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.