Exploration of symmetric high-k spacer (SHS) hybrid FinFET for high performance application

Abstract This paper evaluates the novelty aspects of symmetric high- k spacer (SHS) hybrid FinFET over conventional FinFET. The SHS hybrid FinFET combines three significant and advanced technologies i.e ., 2-D ultra-thin-body (UTB), 3-D FinFET, and high- k spacer on a single silicon on insulator (SOI) platform to enhance the device performance. In these recent days, high- k dielectric spacer materials are widely explored because of their better electrostatic control and more immune towards short channel effects (SCEs) in nanoscale devices. For the first time, this paper introduces SHS hybrid FinFET and claims a useful improvement in device performances. Various parameters like subthreshold slope (SS), on–off ratio ( I on / I off ), transconductance ( g m ), transconductance generation factor (TGF), gain ( g m / g d ), total gate capacitance ( C gg ), and cut-off frequency ( f T ) are carefully observed with the variation of high- k spacer length ( L hk ) ranging from 1 to 5 nm for the hybrid FinFET. From comprehensive 3-D device simulation, we have demonstrated that the proposed device is superior in suppressing SCEs with predicting higher drive current as compared to conventional FinFET.

[1]  M. Lee,et al.  Strained Si, SiGe, and Ge channels for high-mobility metal-oxide-semiconductor field-effect transistors , 2005 .

[2]  Muhammad M. Hussain,et al.  Wavy channel transistor for area efficient high performance operation , 2013 .

[3]  Kalyan Koley,et al.  Analysis of High- $\kappa $ Spacer Asymmetric Underlap DG-MOSFET for SOC Application , 2015, IEEE Transactions on Electron Devices.

[4]  S. K. Mohapatra,et al.  Analysis of symmetric high-k spacer (SHS) trigate Wavy FinFET: A novel device , 2015, 2015 Annual IEEE India Conference (INDICON).

[5]  Brajesh Kumar Kaushik,et al.  Investigation of Symmetric Dual- \(k\) Spacer Trigate FinFETs From Delay Perspective , 2014, IEEE Transactions on Electron Devices.

[6]  J.G. Fossum,et al.  A hybrid FinFET/SOI MOSFET , 2005, 2005 IEEE International SOI Conference Proceedings.

[7]  Yang Liu,et al.  Performance Comparisons of III–V and Strained-Si in Planar FETs and Nonplanar FinFETs at Ultrashort Gate Length (12 nm) , 2012, IEEE Transactions on Electron Devices.

[8]  Priyanka,et al.  Temperature dependency of double material gate oxide (DMGO) symmetric dual-k spacer (SDS) wavy FinFET , 2016 .

[9]  Brajesh Kumar Kaushik,et al.  High-Performance and Robust SRAM Cell Based on Asymmetric Dual-$k$ Spacer FinFETs , 2013, IEEE Transactions on Electron Devices.

[10]  V. Trivedi,et al.  Nanoscale FinFETs with gate-source/drain underlap , 2005, IEEE Transactions on Electron Devices.

[11]  Jerry G. Fossum.  Physical insights on nanoscale multi-gate CMOS design , 2007 .

[12]  D.K. Sharma,et al.  Gate Fringe-Induced Barrier Lowering in Underlap FinFET Structures and Its Optimization , 2008, IEEE Electron Device Letters.

[13]  J.G. Fossum,et al.  The ITFET: A Novel FinFET-Based Hybrid Device , 2006, IEEE Transactions on Electron Devices.

[14]  Reliability analysis of charge plasma based double material gate oxide (DMGO) SiGe-on-insulator (SGOI) MOSFET , 2015 .

[15]  S. K. Mohapatra,et al.  The Role of Geometry Parameters and Fin Aspect Ratio of Sub-20nm SOI-FinFET: An Analysis Towards Analog and RF Circuit Design , 2015, IEEE Transactions on Nanotechnology.

[16]  Chenming Hu,et al.  Simulation Study of a 3-D Device Integrating FinFET and UTBFET , 2015, IEEE Transactions on Electron Devices.

[17]  J.G. Fossum,et al.  Inverted T channel FET (ITFET) - Fabrication and characteristics of vertical-horizontal, thin body, multi-gate, multi-orientation devices, ITFET SRAM bit-cell operation. A novel technology for 45nm and beyond CMOS. , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..