Comparisons of soft error rate for SRAMs in commercial SOI and bulk below the 130-nm technology node

This paper presents experimental ASER on SOI and BULK SRAMs for the 250-, 130-, and 90-nm technologies. The key parameters controlling soft error rate (SER) in these technologies are modeled with Monte Carlo simulations to predict SER to the 65-nm node.

[1]  Edward Petersen,et al.  Geometrical factors in SEE rate calculations , 1993 .

[2]  J. Kavalieros,et al.  A 50 nm depleted-substrate CMOS transistor (DST) , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[3]  N. Cohen,et al.  Soft error considerations for deep-submicron CMOS circuit applications , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[4]  F. W. Sexton,et al.  Monte Carlo exploration of neutron-induced SEU-sensitive volumes in SRAMs , 2002 .

[5]  J. C. Pickel,et al.  Rate prediction for single event effects-a critique , 1992 .

[6]  K. Bernstein,et al.  Soft error rate scaling for emerging SOI technology options , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[7]  Changhong Dai,et al.  Impact of CMOS process scaling and SOI on the soft error rates of logic processes , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[8]  T. Iwamatsu,et al.  High soft-error tolerance body-tied SOI technology with partial trench isolation (PTI) for next generation devices , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[9]  G. E. Davis,et al.  Transient Radiation Effects in SOI Memories , 1985, IEEE Transactions on Nuclear Science.

[10]  J. Pontcharra,et al.  SEU sensitivity of bulk and SOI technologies to 14-MeV neutrons , 2002 .

[11]  C. D. Bowman,et al.  The Los Alamos National Laboratory Spallation Neutron Sources , 1990 .

[12]  P. Dodd,et al.  Various SEU conditions in SRAM studied by 3-D device simulation , 2001 .

[13]  R. Baumann.  The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction , 2002, Digest. International Electron Devices Meeting,.

[14]  D. Schepis,et al.  Total-dose and SEU characterization of 0.25 micron CMOS/SOI integrated circuit memory technologies , 1997 .

[15]  Guillaume Hubert,et al.  Study of basic mechanisms induced by an ionizing particle on simple structures , 1999, 1999 Fifth European Conference on Radiation and Its Effects on Components and Systems. RADECS 99 (Cat. No.99TH8471).

[16]  O. Flament,et al.  Characterization of the parasitic bipolar transistor in SOI technology: comparison between direct and indirect triggering techniques , 2000, 2000 IEEE International SOI Conference. Proceedings (Cat. No.00CH37125).

[17]  Robert Ecoffet,et al.  Determination of key parameters for SEU occurrence using 3-D full cell SRAM simulations , 1999 .

[18]  Guillaume Hubert,et al.  Device simulation study of the SEU sensitivity of SRAMs to internal ion tracks generated by nuclear reactions , 2001 .

[19]  K. Soumyanath,et al.  Scaling trends of cosmic ray induced soft errors in static latches beyond 0.18 /spl mu/ , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).