ROBDD-based area minimization synthesis for reconfigurable single-electron transistor arrays
暂无分享,去创建一个
[1] Narayanan Vijaykrishnan,et al. Automated mapping for reconfigurable single-electron transistor arrays , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).
[2] Richard Rudell. Dynamic variable ordering for ordered binary decision diagrams , 1993, ICCAD.
[3] H. Hasegawa,et al. A single electron binary-decision-diagram quantum logic circuit based on Schottky wrap gate control of a GaAs nanowire hexagon , 2002, IEEE Electron Device Letters.
[4] Juinn-Dar Huang,et al. Area minimization synthesis for reconfigurable single-electron transistor arrays with fabrication constraints , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[5] Seiya Kasai,et al. Fabrication of GaAs-based integrated 2-bit half and full adders by novel hexagonal BDD quantum circuit approach , 2001 .
[6] Narayanan Vijaykrishnan,et al. On reconfigurable Single-Electron Transistor arrays synthesis using reordering techniques , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[7] Yoshihito Amemiya,et al. Single-electron logic device based on the binary decision diagram , 1997 .
[8] Narayanan Vijaykrishnan,et al. Width minimization in the Single-Electron Transistor array synthesis , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[9] Randal E. Bryant,et al. Efficient implementation of a BDD package , 1991, DAC '90.
[10] C. Dekker,et al. Carbon Nanotube Single-Electron Transistors at Room Temperature , 2001, Science.
[11] Zahid A. K. Durrani,et al. Room temperature nanocrystalline silicon single-electron transistors , 2003 .
[12] Fabio Somenzi,et al. CUDD: CU Decision Diagram Package Release 2.2.0 , 1998 .
[13] Narayanan Vijaykrishnan,et al. Reconfigurable BDD based quantum circuits , 2008, 2008 IEEE International Symposium on Nanoscale Architectures.
[14] Stephen Y. Chou,et al. Silicon single-electron quantum-dot transistor switch operating at room temperature , 1998 .
[15] Rolf Drechsler,et al. Minimizing the number of paths in BDDs: Theory and algorithm , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[16] Narayanan Vijaykrishnan,et al. A Synthesis Algorithm for Reconfigurable Single-Electron Transistor Arrays , 2013, JETC.
[17] Randal E. Bryant,et al. Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.
[18] Seiya Kasai,et al. Hexagonal binary decision diagram quantum logic circuits using Schottky in-plane and wrap-gate control of GaAs and InGaAs nanowires , 2001 .