Analysis of on-chip interconnection network interface reliability in multicore systems
暂无分享,去创建一个
Sudeep Pasricha | Yi Xiang | Yong Zou | S. Pasricha | Yi Xiang | Yong Zou
[1] Howard Jay Siegel,et al. OE+IOE: A novel turn model based fault tolerant routing scheme for networks-on-chip , 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).
[2] Joel Emer,et al. A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor , 2003, Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36..