Self-Compensating Power Supply Circuit for Low Voltage SOI

SOI device is promised to be a mobile and wireless network applications as it has better potential of high speed, low operating voltage and Q-factor. Gate Body directly connected SOI MOSFET suppresses Sees historical effects and is promised technologies that let the logic circuitry work in ultra low voltage. Compared to Bulk-Si MOSFET, GBSOI can reduce its power supply voltage by 30%, its current by 26% and its power dissipation by 47%. However sub-Gbps level clocking circuits with ultra low voltage require the smaller PVT (process, voltage and temperature) variation. This paper presents an architecture to stabilize SOI logic circuitry against PVT variation especially under ultra low power supply voltage. Deviation of gate delay caused by PVT variation is reduced to 1.6%, while 40% with Bulk-Si. This system realizes the cell libraries whose gate delay is constant despite PVT variation. They greatly help designing circuitry especially under ultra low voltage.

[1]  T. Gyohten,et al.  An On-chip PVT Control System for Worst-caseless Lower Voltage SoC Design , 2005, 2005 IEEE Asian Solid-State Circuits Conference.

[2]  M. Mizuno,et al.  Elastic-Vt CMOS circuits for multiple on-chip power control , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[3]  T. Gyohten,et al.  A Configurable Enhanced TTRAM Macro for System-Level Power Management Unified Memory , 2007, IEEE Journal of Solid-State Circuits.

[4]  Takahiro Seki,et al.  Dynamic voltage and frequency management for a low-power embedded microprocessor , 2005, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[5]  T. Iwamatsu,et al.  Impact of 0.18 /spl mu/m SOI CMOS technology using hybrid trench isolation with high resistivity substrate on embedded RF/analog applications , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[6]  Fukashi Morishita,et al.  Dynamic floating body control SOI CMOS circuits for power managed multimedia ULSIs , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[7]  K. Kyuma,et al.  A 1 V 46 ns 16 Mb SOI-DRAM with body control technique , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[8]  Y. Ohji,et al.  Impact of actively body-bias controlled (ABC) SOI SRAM by using direct body contact technology for low-voltage application , 2003, IEEE International Electron Devices Meeting 2003.

[9]  Shin'ichiro Mutoh,et al.  1V high-speed digital circuit technology with 0.5/spl mu/m multi-threshold CMOS , 1993, Sixth Annual IEEE International ASIC Conference and Exhibit.

[10]  K. Dosaka,et al.  An Automatic Source/Body Level Controllable 0.5V level SOI Circuit Technique for Mobile and Wireless Network Applications , 2006, 2006 International Symposium on Communications and Information Technologies.