Reconfigurable cell architecture for multi-standard interleaving and deinterleaving in digital communication systems

Application specific reconfigurable architectures are gaining increasing popularity. This paper introduces an application case of such an architecture in multi-standard interleaving and deinterleaving. Three different implementation options are presented and compared with each other in terms of area and flexibility.

[1]  Sergei Sawitzki,et al.  A novel toolset for the development of FPGA-like reconfigurable logic , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[2]  Dake Liu,et al.  A Hardware Architecture for a Multi Mode Block Interleaver , 2004 .

[3]  Paul S. Zuchowski,et al.  A hybrid ASIC and FPGA architecture , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..

[4]  Hannu Tenhunen,et al.  A novel, high-speed, reconfigurable demapper-symbol deinterleaver architecture for DVB-T , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[5]  Scott Hauck,et al.  Automatic Design of Area-Efficient Configurable ASIC Cores , 2007, IEEE Transactions on Computers.

[6]  Jonathan Rose,et al.  Measuring the Gap Between FPGAs and ASICs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..