Investigation of obfuscation-based anti-reverse engineering for printed circuit boards
暂无分享,去创建一个
[1] Saar Drimer,et al. Security for volatile FPGAs , 2009 .
[2] Srivaths Ravi,et al. Tamper resistance mechanisms for secure embedded systems , 2004, 17th International Conference on VLSI Design. Proceedings..
[3] Jarrod A. Roy,et al. Protecting bus-based hardware IP by secret sharing , 2008, 2008 45th ACM/IEEE Design Automation Conference.
[4] Swaroop Ghosh,et al. How Secure Are Printed Circuit Boards Against Trojan Attacks? , 2015, IEEE Design & Test.
[5] Swarup Bhunia,et al. HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Steve H. Weingart. Physical Security Devices for Computer Subsystems: A Survey of Attacks and Defences , 2000, CHES.
[7] Markus G. Kuhn,et al. Low Cost Attacks on Tamper Resistant Devices , 1997, Security Protocols Workshop.
[8] Joseph Zambreno,et al. Preventing IC Piracy Using Reconfigurable Logic Barriers , 2010, IEEE Design & Test of Computers.
[9] Farinaz Koushanfar,et al. Provably Secure Active IC Metering Techniques for Piracy Avoidance and Digital Rights Management , 2012, IEEE Transactions on Information Forensics and Security.
[10] Michael S. Hsiao,et al. Interlocking obfuscation for anti-tamper hardware , 2013, CSIIRW '13.
[11] Jarrod A. Roy,et al. EPIC: Ending Piracy of Integrated Circuits , 2008, 2008 Design, Automation and Test in Europe.
[12] Joe Grand,et al. Printed Circuit Board Deconstruction Techniques , 2014, WOOT.
[13] Jeyavijayan Rajendran,et al. Fault Analysis-Based Logic Encryption , 2015, IEEE Transactions on Computers.
[14] Sharareh Zamanzadeh,et al. Automatic netlist scrambling methodology in ASIC design flow to hinder the reverse engineering , 2013, 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC).