Fast Dummy-Fill Density Analysis With Coupling Constraints

In modern very large scale integration manufacturing processes, dummy fills are widely used to adjust local metal density in order to improve layout uniformity and yield optimization. However, the introduction of a large amount of dummy features also affects wire electrical properties. In this paper, we propose the first coupling-constrained dummy-fill analysis algorithm which identifies feasible locations for dummy fills such that the fill-induced coupling capacitance can be bounded within the given coupling threshold of each wire segment. A speedup approach is presented based on the cache concept. The algorithm also makes efforts to maximize ground dummy fills, which are more robust and predictable. The output of the algorithm can be treated as the upper bound for dummy-fill insertion, and it can be easily adopted in density models to guide dummy-fill insertion without disturbing the existing design.

[1]  Martin D. F. Wong,et al.  Dummy feature placement for chemical-mechanical polishing uniformity in a shallow trench isolation process , 2001, ISPD '01.

[2]  T. Sakurai,et al.  Simple formulas for two- and three-dimensional capacitances , 1983, IEEE Transactions on Electron Devices.

[3]  Puneet Gupta,et al.  Performance-impact limited area fill synthesis , 2003, DAC '03.

[4]  Andrew B. Kahng,et al.  Closing the smoothness and uniformity gap in area fill synthesis , 2002, ISPD '02.

[5]  Kwok-Shing Leung SPIDER: simultaneous post-layout IR-drop and metal density enhancement with redundant fill , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[6]  D. Boning,et al.  The physical and electrical effects of metal-fill patterning practices for oxide chemical-mechanical polishing processes , 1998 .

[7]  Jinjun Xiong,et al.  Design of integrated-circuit interconnects with accurate modeling of chemical-mechanical planarization , 2005, SPIE Advanced Lithography.

[8]  Andrew B. Kahng,et al.  Hierarchical dummy fill for process uniformity , 2001, ASP-DAC '01.

[9]  Ieee Circuits,et al.  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems information for authors , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Martin D. F. Wong,et al.  Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability , 2000, DAC.

[11]  Andrew B. Kahng,et al.  Practical iterated fill synthesis for CMP uniformity , 2000, DAC.

[12]  Subarna Sinha,et al.  Model Based Layout Pattern Dependent Metal Filling Algorithm for Improved Chip Surface Uniformity in the Copper Process , 2007, 2007 Asia and South Pacific Design Automation Conference.