A new CMOS double-edge-triggered flip-flop (DETFF) utilizing true single phase clocking is proposed as a promising storage element in low-power VLSI designs. Compared to the previously reported DETFF's, both the total transistor count and the number of clocked transistors per flip-flop are reduced to save the power consumption. A clock system is defined in this paper to include a clock generator, clock distribution networks, and clocked flip-flops. Different amounts of power consumption of the different clocking system with different edge-triggered flip-flops are analyzed and compared. It is found that this newly proposed DETFF requires less power in every respect. For example, using the proposed DETFF can save up to 36% of power consumption in the clocking system for a pipelined FIR macro.
[1]
Hendrikus J. M. Veendrick,et al.
Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits
,
1984
.
[2]
Sung-Mo Kang.
Accurate simulation of power dissipation in VLSI circuits
,
1986
.
[3]
A. Gago,et al.
Reduced implementation of D-type DET flip-flops
,
1993
.
[4]
Christer Svensson,et al.
High-speed CMOS circuit technique
,
1989
.
[5]
Stephen H. Unger,et al.
Clocking Schemes for High-Speed Digital Systems
,
1986,
IEEE Transactions on Computers.
[6]
J. Yuan,et al.
Double-edge-triggered D-flip-flops for high-speed CMOS circuits
,
1991
.