Data mapping for unreliable memories
暂无分享,去创建一个
Christoph Roth | Andreas Peter Burg | Christoph Studer | Georgios Karakonstantis | Christian Benkeser
[1] Kiarash Amiri,et al. A combined channel and hardware noise resilient Viterbi decoder , 2010, 2010 Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers.
[2] Kenneth W. Martin,et al. Digital Integrated Circuit Design , 1999 .
[3] Joachim Hagenauer,et al. Iterative decoding of binary block and convolutional codes , 1996, IEEE Trans. Inf. Theory.
[4] Swarup Bhunia,et al. Low-Power Variation-Tolerant Design in Nanometer Silicon , 2011 .
[5] Jan M. Rabaey,et al. Low Power Design Essentials , 2009, Series on Integrated Circuits and Systems.
[6] Kaushik Roy,et al. Parameter Variation Tolerance and Error Resiliency: New Design Paradigm for the Nanoscale Era , 2010, Proceedings of the IEEE.
[7] Andrew J. Viterbi,et al. Error bounds for convolutional codes and an asymptotically optimum decoding algorithm , 1967, IEEE Trans. Inf. Theory.
[8] A. Burg,et al. A 15.8 pJ/bit/iter quasi-cyclic LDPC decoder for IEEE 802.11n in 90 nm CMOS , 2010, 2010 IEEE Asian Solid-State Circuits Conference.
[9] Alaa R. Alameldeen,et al. Trading off Cache Capacity for Reliability to Enable Low Voltage Operation , 2008, 2008 International Symposium on Computer Architecture.
[10] Wei Wu,et al. Improving cache lifetime reliability at ultra-low voltages , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[11] Gerald Matz,et al. The effect of unreliable LLR storage on the performance of MIMO-BICM , 2010, 2010 Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers.
[12] Vivek De,et al. Design and reliability challenges in nanometer technologies , 2004, Proceedings. 41st Design Automation Conference, 2004..
[13] Kaushik Roy,et al. Process-Variation Resilient and Voltage-Scalable DCT Architecture for Robust Low-Power Computing , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[14] Christoph Roth,et al. On the exploitation of the inherent error resilience of wireless systems under unreliable silicon , 2012, DAC Design Automation Conference 2012.
[15] Ajay Dholakia,et al. Reduced-complexity decoding of LDPC codes , 2005, IEEE Transactions on Communications.
[16] Frans P. M. Beenker,et al. A realistic fault model and test algorithms for static random access memories , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[17] Nam Sung Kim,et al. Minimizing total area of low-voltage SRAM arrays through joint optimization of cell size, redundancy, and ECC , 2010, 2010 IEEE International Conference on Computer Design.
[18] Chaitali Chakrabarti,et al. Memory error compensation techniques for JPEG2000 , 2010, 2010 IEEE Workshop On Signal Processing Systems.
[19] Thomas M. Cover,et al. Elements of Information Theory , 2005 .