Analysis of the dynamic behavior of a charge-transfer amplifier
暂无分享,去创建一个
[1] Hisham Z. Massoud,et al. Measurement and modeling of charge feedthrough in n-channel MOS analog switches , 1985 .
[2] A. Dingwall,et al. An 8-MHz CMOS subranging 8-bit A/D converter , 1985, IEEE Journal of Solid-State Circuits.
[3] Akira Matsuzawa,et al. A 10-b 20-MHz 30-mW pipelined interpolating CMOS ADC , 1993 .
[4] Toshio Kumamoto,et al. A 10 bit 20 MS/s 3 V supply CMOS A/D converter , 1994 .
[5] Robert F. Pierret,et al. Semiconductor device fundamentals , 1996 .
[6] Daniele D. Caviglia,et al. Analysis of the behavior of a dynamic latch comparator , 1998 .
[7] Dong-Young Chang,et al. Design techniques for a low-power low-cost CMOS A/D converter , 1998 .
[8] T. Shibata,et al. CMOS charge-transfer preamplifier for offset-fluctuation cancellation in low-power A/D converters , 1998, IEEE J. Solid State Circuits.
[9] B. P. Brandt,et al. A 75-mW, 10-b, 20-MSPS CMOS subranging ADC with 9.5 effective bits at Nyquist , 1999, IEEE J. Solid State Circuits.
[10] R. Remmers,et al. A 3.3 V 10 b 25 Msample/s two-step ADC in 0.35 /spl mu/m CMOS , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).
[11] T. Ohmi. Feedback charge-transfer comparator with zero static power , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).
[12] D.T. Comer,et al. Ultra low power A/D converters using an enhanced differential charge-transfer amplifier , 2000, Proceedings of the 26th European Solid-State Circuits Conference.